Physical-based analytical model of flexible a-IGZO TFTs accounting for both charge injection and transport


Published in:
Technical Digest - International Electron Devices Meeting, IEDM

DOI:
10.1109/IEDM.2015.7409786

Published: 16/02/2015

Document Version
Accepted manuscript including changes made at the peer-review stage

Please check the document version of this publication:

• A submitted manuscript is the author's version of the article upon submission and before peer-review. There can be important differences between the submitted version and the official published version of record. People interested in the research are advised to contact the author for the final version of the publication, or visit the DOI to the publisher's website.
• The final author version and the galley proof are versions of the publication after peer review.
• The final published version features the final layout of the paper including the volume, issue and page numbers.

Link to publication

Citation for published version (APA):

General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.
• Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
• You may not further distribute the material or use it for any profit-making activity or commercial gain
• You may freely distribute the URL identifying the publication in the public portal

Take down policy
If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.
Physical-based Analytical Model of Flexible a-IGZO TFTs Accounting for Both Charge Injection and Transport

M. Ghittorelli¹, F. Torricelli¹, J.-L. Van Der Steen², C. Garripoli¹, A. Tripathi², G. H. Gelinck², E. Cantatore³, Zs. M. Kovács-Vajna¹

¹Dept. of Information Engineering, University of Brescia, Brescia, Italy, Email: m.ghittorelli@unibs.it
²Holst Centre, TNO, Eindhoven, The Netherlands
³Dept. of Electrical Engineering, Eindhoven University of Technology, Eindhoven, The Netherlands

Abstract

Here we show a new physical-based analytical model of a-IGZO TFTs. TFTs scaling from L=200 μm to L=15 μm and fabricated on plastic foil are accurately reproduced with a unique set of parameters. The model is used to design a zero-VGS inverter. It is a valuable tool for circuit design and technology characterization.

Introduction

Amorphous Indium-Gallium-Zinc-Oxide thin-film transistors (a-IGZO TFTs) are promising candidates for the next generation of flexible and large area electronics [1-3]. A-IGZO TFTs show high electron mobility (μ~10cm²/Vs), simple, low-cost and room-temperature fabrication processes, optical transparency, good uniformity, satisfactory device lifetime, and large-area integration even on flexible substrates [1]. The technology development and the design of displays and circuits urgently demand accurate physical-based analytical models. State-of-art physical-based [4-7] and compact [8] models merely describe the channel transport and are only suitable for long channel a-IGZO TFTs. In high mobility and/or short channel a-IGZO TFTs the charge injection severely affects the transistor performance [9,10] and it must be taken into account.

Here we show a new physical-based analytical model of the drain current in a-IGZO TFTs. The model takes into account both the charge transport in the channel and the charge injection at the source contact. It accurately reproduces, with a unique set of parameters, the measurements of high-performance a-IGZO TFTs with channel lengths scaling from L=200 μm to L=15 μm fabricated in our flexible technology. The physical-based analytical model combined with the good stability and uniformity of the fabrication process allow us to disentangle and quantify the channel and contact contributions. The model provides a comprehensive physical picture of the a-IGZO TFTs, and it is a valuable tool for the technology characterization. The model has been eventually implemented in a circuit simulator and it has been used to simulate analog and digital a-IGZO circuits.

a-IGZO TFTs fabrication

Fig. 1 shows cross-section and the top-view optical image of the fabricated a-IGZO TFTs with staggered architecture.

A thin-film moisture barrier is deposited on top of the PEN film and a Mo-Cr gate metal is sputtered and patterned using photolithography. A 200 nm thick SiNx gate dielectric is formed by a 180 °C PECVD process. The 12 nm thick IGZO layer is deposited using direct-current sputtering. IGZO film thickness and O₂ flow in the sputter chamber were optimized in order to achieve good TFT performance at low temperature. A 100 nm thick SiO₂ ESL layer is grown using PECVD at 200 °C on top of the patterned semiconductor and it is patterned by dry etching process. The metal lines thickness is 100 nm and they are patterned using standard photolithography techniques. After TFT fabrication a post-anneal step under N₂ was performed in order to improve TFT stability and a 2 μm thick layer of a hard-baked photoresist was deposited as an interlayer on top of the semiconductor.
The transistors and circuits fabricated in this large-area flexible technology are shown in Fig. 2, left. The plastic foil is glued to a rigid substrate and detached after the fabrication with no impact on the a-IGZO TFTs characteristics (Fig. 2, right). The fabricated TFTs show stable characteristics also if rolled up to 10^5 times.

**a-IGZO TFTs uniformity and stability**

The breakdown electric-field of the gate insulator is larger than 6 MV/cm and the leakage current is lower than 10^4 A/cm² at Vgs = 20 V. The measured gate capacitance per unit area is 22 nF/cm². Bias stress stability is very important for stable operation of flexible displays and circuits. A constant gate bias stress of +1 MV/cm (-1 MV/cm) is applied for 10^8 s. Fig. 3 shows that the maximum ON voltage shift (ΔVon) is lower than +0.3 V (-0.03 V), and the off-voltage variation across the wafer is below 5% (216 a-IGZO TFTs were measured).

**a-IGZO TFTs analytical model**

In a-IGZO the spherical symmetry of the bonds between the s orbital of metal cations reflects in a reduced density of localized (trap) states. Therefore, in a-IGZO TFTs the carrier concentration, and hence the drain current, depends on the interplay of trapped and free charges. In addition, the low density of trapped charges enables to easily push the Fermi energy level above the conduction band edge and at large Vgs the degenerate conduction is reached. The a-IGZO conductivity is described by the multiple trapping and release transport theory combined with the band-percolation [4-7].

The drift-diffusion drain current integral \[ I_{DS} = \frac{W}{L} \int_{V_S} \int_{V_P} \frac{\mu_0 e}{2k_BT} \phi_{band}(\phi,V_{ch}) \sqrt{\frac{e^2}{\epsilon_T V_{ch}} + \frac{e^2}{\epsilon_T V_{ch}}} \exp \left[ \frac{(E_F - E_c)}{k_BT} \right] d\phi dV_{ch} \] (1) accounting for the charge transport in the a-IGZO reads

where W is the channel width, L is the channel length, \( V_s \) and \( V_p \) are the source and the drain voltages, respectively, \( V_{ch} \) is the channel potential (viz. pseudo Fermi potential), \( \phi \) is the electrostatic potential, \( \phi_{band} \) is the surface potential at the insulator-semiconductor interface, \( n_t \) is the free charge carrier concentration, \( \mu_b = \mu_0 \exp \left[ \frac{\phi_{band}}{k_BT} + \frac{e^2}{2k_BT} \right] \) is the band mobility \( \mu_0 \) modulated by the percolation term [7], \( F_x \) and \( F_y \) are the electric fields calculated accounting for the trapped and the free charges, respectively. The electric field depends on the charge concentration and it is expressed as

\[ F_{xo} = \frac{\epsilon_0}{\epsilon_T} \int_{V_{ch}} \frac{n_0}{1 + \epsilon_T} \phi d\phi \] (2)

where \( a \in \{ b, t \} \), \( n_t \) is the charge concentration and \( \epsilon_T \) is the a-IGZO permittivity. The free and the trapped charge carrier concentrations, respectively, read \[ n_b = N_b 2\sqrt{2W_0} \left[ \exp \left( \frac{E_F - E_c}{k_BT} \right) \right] \] (3)

\[ n_t = N_t 2\sqrt{2W_0} \left[ \exp \left( \frac{E_F - E_c}{k_BT} \right) \right] \] (4)

where \( W_0 \) is the principal branch of the Lambert W function [7], \( N_b \) is the total number of delocalized (band) states, \( N_t \) is the total number of localized (trapped) states and \( T \) is the characteristic temperature of the localized states. It is worth noting that Eqs. (3) and (4) are valid for both the non-degenerate and degenerate conduction regime and hold for Fermi energy levels up to 0.15 eV above the conduction band edge. Eq. (1), accounting for Eqs. (2)-(4), can be solved only with numerical methods, because the denominator is given by the sum of Lambert functions. The overall charge carrier concentration \( n_i = n_b + n_t \) can be approximated by the trapped charge concentration \( n_t \) when \( E_F < E_c + 2k_BT \) and \( F_{xb} \) can be neglected in Eq. (1), while in the case \( E_F > E_c + 2k_BT \) results \( n_i \approx n_b \) and \( F_{xb} \) can be neglected in Eq. (1). Since in a TFT the position of the Fermi energy depends on \( V_{ch} \), the drain current is dominated by the trapped charge when the transistor operates in the subthreshold and weak accumulation regions while \( I_{ds} \) is dominated by the free charge when the transistor operates in the strong accumulation region.

These two limiting regimes as well as the transition between them can be described by means of the Matthiessen’s model and the overall drain current can be written as

\[ I_{DS} = I_{DS/F_{xb}=0} \times I_{DS/F_{xt}=0} \] (5)

where \( I_{DS/F_{xb}=0} \) is the drain current given by Eq. (1) with \( F_{xb} = 0 \) and \( I_{DS/F_{xt}=0} \) is the drain current given by Eq. (1) with \( F_{xt} = 0 \).

Solving Eq. (5) and accounting for the leakage current flowing from the source to the drain contact when the transistor is in the off-state, the drain current results

\[ I_{DS} = \frac{W}{L} \int_{V_S} \int_{V_P} \frac{\mu_0 e}{2k_BT} \sqrt{\frac{e^2}{\epsilon_T V_{ch}} + \frac{e^2}{\epsilon_T V_{ch}}} \exp \left[ \frac{(E_F - E_c)}{k_BT} \right] d\phi dV_{ch} \] (1)
**Fig. 4** – Measured (symbols) and modeled [Eq. (6), lines] transfer characteristics of L=200 μm a-IGZO TFT. The drain voltages are: 0.1 V (squares), 1 V (diamonds), 5 V (triangles), and 10 V (circles).

**Fig. 5** – Measured (symbols) and modeled [Eq. (6), lines] output characteristics of L=200 μm a-IGZO TFT.

\[
\begin{align*}
\phi_s &= \frac{V_s - V_{FB}}{kT} \\
\phi_d &= \frac{V_d - V_{FB}}{kT} \\
\phi_g &= \frac{V_g - V_{FB}}{kT} \\
\end{align*}
\]

where \( V_s \) and \( V_d \) are the gate and the flatband voltage, respectively, \( C_i \) is the gate capacitance per unit area, \( \phi_{sx} \) with \( X \in \{S,D\} \) is the surface potential at the source or drain contact, calculated as in [7], and \( R_{OFF} \) is the source drain leakage resistance when the transistor is in the off-state.

**Fig. 6** – Main panel: Measured (symbols) and modeled [Eqs. (6), (12), lines] L/W normalized output characteristics of a-IGZO TFTs with various channel lengths. Inset: Schematic device model.

In Fig. 4 and Fig. 5 the channel model [Eq. (6)] is validated on the transfer and output characteristics of long channel (L=200 μm) a-IGZO TFTs, respectively. In both cases the model shows negligible error in a wide range of biasing conditions. Fig. 6 (symbols) shows the L/W normalized output characteristics varying the a-IGZO TFTs channel length. The normalized current is lower for short channel devices and this can be explained by the limited charge injection at the source contact [9,10]. The stability and uniformity of our a-IGZO TFTs together with the analytical channel model allowed us to accurately calculate the contact characteristics. The \( I_0(V_c) \) of the shortest channel (L=15 μm) a-IGZO TFT is obtained by splitting the channel into a small contact region [14], where there is a voltage drop \( V_c \), and the main channel, where the voltage drop is \( V_{DS} - V_c \) (Fig. 6, inset). Fig. 7 (symbols) shows the \( I_0(V_c) \) for several gate voltages. We model the contact as a reverse biased Schottky-gated diode as proposed for staggered organic TFTs [15,16]. The contact model reads:

\[
\begin{align*}
I_c &= W \times I_0 \times \exp \left( \frac{qV_c}{V_0} \times \left[ \exp \left( \frac{qV_c}{kT} \right) \right] - 1 \right) \\
I_0 &= I_{00} \times \left[ \log \left( 1 + \exp \left( \frac{V_{DS} - V_c}{V_{00}} \right) \right) \right]^{\gamma}
\end{align*}
\]

where \( V_0 \) accounts for the Schottky barrier lowering effect, is the quality factor, and \( I_{00} \) is the reverse current prefactor. \( V_{00} = 1V \) and it is introduced to keep the dimensionality of the pre-factor \( I_{00} \) and \( \gamma \) a fitting parameter.

In Fig. 6 (full lines) the model (viz. channel and contact model), enables to describe the drain current of a-IGZO TFTs with L ranging from 15 μm to 200 μm. It is worth to note that the model describes a-IGZO TFTs with different channel lengths with the single set of parameters reported in Tab. 1. The model [Eqs. (6), (12)] has been implemented in a circuit simulator and used to design a unipolar zero-VGS inverter, that is the basic building block of any analogue and digital circuits.
The comparison between the designed and measured inverter transfer characteristic is shown in Fig. 8. A good agreement between the simulation and the measurements is obtained thanks to the model accuracy and the process stability.

**Conclusion**

A physical-based analytical model of the drain current and charge concentrations in a-IGZO TFTs is proposed. The model is validated with the measurements of a-IGZO TFTs fabricated on flexible plastic substrate. We show that the a-IGZO TFTs scaling from L=200 μm to L=15 μm can be accurately reproduced with a single set of parameters. Both the charge transport in the channel and the charge injection at the source contact must be taken into account when L≤20 μm. The model is implemented in a circuit simulator and a zero-\( V_{GS} \) unipolar inverter is designed. The agreement between the simulations and measurements show that the model can be used for the design of flexible displays and circuits.

**References:**


