Ambipolar charge transport in organic field-effect transistors

Edsger C. P. Smits,1,2,3,✉ Thomas D. Anthopoulos,4 Sepas Setayesh,2 Erik van Veenendaal,5 Reinder Coehoorn,2 Paul W. M. Blom,1 Bert de Boer,1 and Dago M. de Leeuw2

1Molecular Electronics, Material Science Centre, University of Nijmegen, Nijenborgh 4, 9747 AG Groningen, The Netherlands
2Philips Research Laboratories High Tech Campus 4 (WAG II) 5656 AE Eindhoven, The Netherlands
3Dutch Polymer Institute, Nijenborgh 4, 9747 AG Groningen, The Netherlands
4Department of Physics, Blackett Laboratory, Imperial College London, London SW7 2BW, United Kingdom
5Polymer Vision, Philips Technology Incubator, High Tech Campus 48, 5656 AE Eindhoven, The Netherlands

(Received 26 January 2006; published 9 May 2006)

A model describing charge transport in disordered ambipolar organic field-effect transistors is presented. The basis of this model is the variable-range hopping in an exponential density of states developed for disordered unipolar organic transistors. We show that the model can be used to calculate all regimes in unipolar as well as ambipolar organic transistors, by applying it to experimental data obtained from ambipolar organic transistors based on a narrow-gap organic molecule. The threshold voltage was determined independently from metal insulator semiconductor diode measurements. An excellent agreement between theory and experiment is observed over a wide range of biasing regimes and temperatures.

DOI: 10.1103/PhysRevB.73.205316 PACS number(s): 73.50.–h, 73.61.Ph, 73.43.Cd, 73.40.Qv

I. INTRODUCTION

Organic thin-film field-effect transistors (FETs) have been studied extensively over the past decade, and tremendous progress has been achieved in device performance.1,2 Organic FETs have generally been used as unipolar devices, and this has limited the design of integrated circuits to unipolar logic. From a performance point of view, complementary logic is crucial. The advantages are low-power dissipation, good noise margin and robust operation.

The first organic complementary logic circuits, 48-stage shift registers, were created by combining discrete p-channel and n-channel transistors.3,4 Two different semiconductors were used, one for the p-channel and one for the n-channel. Both materials had to be deposited and patterned locally and sequentially. With such an approach it is difficult to minimize the parameter spread and match the n- and p-channel transconductances. A step forward for the development of complimentary logic is the realization of ambipolar transistors based on a single semiconducting film and a single type of electrode.

Numerous groups have now demonstrated ambipolar transistors,5–10 discrete inverters,11–13 and simple circuits.14 An analytical expression for the charge transport that can be incorporated in circuit simulators is required for the design of complementary-like logic. Here we present a model that can be used to describe current transport in unipolar as well as ambipolar transistors. The model predictions are tested against experimental data obtained from ambipolar organic transistors based on a narrow-gap organic molecule.

II. EXPERIMENTAL

Field-effect transistors were fabricated on a doped (n+*) silicon wafer acting as the gate electrode with a 200-nm-thick layer of thermally grown silicon dioxide as gate dielectric. The surface of the SiO2 insulator was subsequently passivated by a hexamethyldisilazane (HMDS) treatment. Gold source and drain contacts were defined using standard photolithographic techniques. Titanium was used as an adhesion layer. To minimize in-plane parasitic leakage currents, a circular device geometry was used.15 The channel width of the ring transistors was 1000 μm and the channel length varied from 2.5 to 40 μm. Electrical characterization of the transistors was performed using an Agilent 4155C Semiconductor Parameter Analyzer under vacuum (10−7 mbar) and in dark.

Metal insulator semiconductor (MIS) diodes were made starting from the same oxidized silicon wafer as used for the transistor test devices. The semiconductor was spin-coated and subsequently 50 nm of gold was evaporated through a shadow mask as the top electrode. The area of the top electrode was varied from 0.07 to 0.38 cm2. The impedance measurements were performed with an Schlumberger 1260 Impedance Gain-Phase Analyzer under vacuum (10−7 mbar) and in dark.16

As an ambipolar semiconductor, a small band-gap organic molecule, nickel-dithiolene (NiDT) [see Fig. 1(a)], was used. This material was obtained from Sensient GmbH, Germany. Cyclic voltammetry measurements in solution with Ag/Ag+ as the reference electrode in acetonitrile reveal a narrow energy gap of 0.9 eV with the highest occupied molecular orbital (HOMO) and lowest unoccupied molecular orbital (LUMO) levels at 5.2 and 4.3 eV, respectively [see Fig. 1(b)]. This value is in good agreement with the optical band gap obtained from the solid-state absorption spectrum, where a maximum absorption around a wavelength of 1160 nm with the onset at around 1450 nm is observed. The Fermi level of gold (approximately 4.8 eV) is in between the HOMO and LUMO energy levels of NiDT. This implies that the barrier for injection of holes in the HOMO and electrons in the LUMO is expected to be smaller than 0.5 eV. These small injection barriers explain the occurrence of ambipolar transport in the field-effect transistors.

Nickel dithiolene was found to be highly soluble in a range of chlorinated organic solvents. Thin films were spun from a solution of 5 mg/mL of NiDT in chloroform at
Dipoles leads to a Gaussian DOS function. For a system static field from a random distribution of static or induced more, for disordered small-molecule systems, the electro-shaped absorption spectra of disordered polymers. Further-approximation is supported by the observation of Gaussian-mobility resulting from hopping in an exponential DOS.19–21 hopping in a Gaussian DOS can be approximated by the induced carrier densities, the carrier mobility resulting from with both negligible background doping and at typical gate-temperature and gate biasing has been demonstrated.19–21,24

III. CHARGE TRANSPORT MODELING

Due to disorder and variation of interaction energies, thin films of disordered semiconductors do not have two delocalized energy HOMO and LUMO bands separated by an energy gap. Instead, a spatial and energetic spread of charge transport sites will be present, often approximated in shape by a Gaussian density of states (DOS).17 The use of that approximation is supported by the observation of Gaussian-shaped absorption spectra of disordered polymers. Furthermore, for disordered small-molecule systems, the electrostatic field from a random distribution of static or induced dipoles leads to a Gaussian DOS function.18 For a system with both negligible background doping and at typical gate-induced carrier densities, the carrier mobility resulting from hopping in a Gaussian DOS can be approximated by the mobility resulting from hopping in an exponential DOS.19–21 The often observed almost linear relationship (on a double-log scale) between the field-effect mobility and the carrier concentration at the gate-dielectric/semiconductor interface21 suggests that an exponential DOS is nevertheless a good approximation for the DOS in the case of intermediate and high carrier concentrations.19 Therefore, our analyses of the $I(V)$ characteristics of unipolar and ambipolar organic transistors will be based on the mobility in an exponential DOS. In the literature, such a dependency was also found for amorphous silicon.22,23

500 rpm. The devices were then annealed at 60 °C for 1 h under vacuum.

The transistors function in air and light. When stored in ambient conditions, no sign of electrical degradation is observed for the hole as well as the electron current for days. However, the hysteresis between backward and forward scans increases upon exposure to air. Therefore, electrical characterization of both transistors and MIS diodes was performed in dark and vacuum.

Electrical transport is described by hopping between the localized states. With increasing carrier density, the filling of tail states of the DOS increases. The charge carriers have more transport states available at higher energy and thus also the average mobility increases. For bulk conduction, a transport model has been derived based on variable range hopping and percolation.19 This model gives an analytical description for the bulk conductivity as a function of carrier density. In an organic field-effect transistor (OFET) in the linear regime, where $V_g \rightarrow 0$, the potential in the channel is to a good approximation uniform between source and drain. The model combined with an exponential DOS was used to calculate the current as a function of gate bias. For the linear regime, an accurate description of the transport as a function of the temperature and gate biasing has been demonstrated.19–21,24 Here, we show that the formalism can be applied to a wide range of bias conditions. This will be shown for both unipolar and ambipolar OFETs.

A schematic layout of a field-effect transistor is presented in Fig. 1(c), where $L$ is the channel length, $W$ is the channel width in the $y$ direction and $t$ is the semiconductor thickness. The $x$ direction is the direction between source and drain and the $z$ direction is the direction perpendicular to the channel. For the derivation of the current voltage $I(V)$ characteristics, we ignored the source and drain contact resistances. Furthermore, we consider long channels so that short channel effects can be disregarded and contact resistance effects are minimalized. Finally, the gradual channel approximation is used. The electric field in the $z$ direction perpendicular to the film is much larger than in the parallel $x$ direction. In this way, the transport can be treated independently in both directions. First, we calculate the sheet conductance as a function of local effective gate potential in the channel. The charge-carrier density in the sheet as a function of effective gate potential and position $z$ can be solved analytically for an exponential DOS. We substitute the relation between bulk conductivity and charge-carrier density. The sheet conductance then follows from integration over the charge-carrier density.
 density profile. The source-drain current as a function of gate bias is then obtained by integrating the sheet conductances along the channel.

A. Unipolar transport

The drain bias, \( V_d \), gives rise to a nonzero value of the local electrochemical potential at each point in the channel, \( V_x \). The difference between this electrochemical potential and the gate bias, \( V_g \), is the effective gate potential, \( V_{\text{eff}} \). This effective potential determines the amount of induced charge at position \( x \). The effective potential is given by

\[
V_{\text{eff}} = V_g - V_d - V_x,
\]

where \( V_t \) is the threshold voltage.\(^{20}\) The correction for the threshold voltage is included to account for the presence of trapped and static charges. To be specific, we focus here on electron transport so that \( V_{\text{eff}} > 0 \) in order to have accumulation. At each point \( x \), the charge-carrier density decreases with increasing distance from the insulator/semiconductor interface, \( z \). This charge distribution depends on the effective gate potential. For an exponential DOS, this charge distribution has been calculated from the Poisson equation\(^{26}\) and is given by

\[
n(z) = \frac{2k_B T_G E_0}{q^2(z + z_0)^2}
\]

with

\[
z_0 = \frac{2k_B T_G E_0}{q C V_{\text{eff}}},
\]

where \( k_B T_G \) is the width of the exponential DOS, \( k_B \) is the Boltzmann constant, \( E_0 \) is the relative permittivity of vacuum, \( E_0 \) is the dielectric constant of the semiconductor, \( C \) is the gate capacitance per unit area, and \( q \) is the electron charge. Equations (2) and (3) show that the carrier density decreases with distance from the interface. Calculations of the effective accumulation layer thickness, \( z_0 \), show it is typically at most a few nanometers.

From percolation theory, the following expression for the conductivity has been derived as a function of the carrier density and temperature:\(^{19}\)

\[
\sigma(z) = \sigma_0 \left( \frac{T_0}{T} \right)^{4} \sin \left( \frac{\pi T}{T_0} \right) \left( \frac{T_0}{T} \right)^{T_0/T} n^{T_0/T},
\]

where \( \sigma_0 \) is a conductivity prefactor, \( \alpha^{-1} \) is the wave function overlap localization length, \( B \) is the critical number for the onset of percolation (~2.8 for 3D amorphous systems), and \( T \) is the temperature. A superlinear increase in conductivity is observed for an exponential DOS with charge density.\(^{19}\) This expression holds for disordered semiconductors where transport occurs solely through localized states and at temperatures \( T \) well below \( T_0 \).

For each value of the local effective potential, \( V_{\text{eff}} \), substitution of Eqs. (2) and (3) in Eq. (4) gives the conductivity, \( \sigma(z) \), as a function of the distance \( z \) from the interface. Integrating this conductivity, \( \sigma(z) \), over the layer thickness then yields the sheet conductance, \( G_{sd}(V_{\text{eff}}) \),

\[
G_{sd}(V_{\text{eff}}) = \int_{0}^{t} \sigma(z)dz = \frac{T}{2T_0 - T} q \mu_E(V_{\text{eff}}) C V_{\text{eff}}
\]

with

\[
\mu_E(V_{\text{eff}}) = \frac{\sigma_0}{q} \left( \frac{T_0}{T} \right)^{4} \sin \left( \frac{\pi T}{T_0} \right) \left( \frac{(C V_{\text{eff}})^2}{2k_B T_G E_0} \right)^{(T_0/T) - 1},
\]

where \( \mu_E(V_{\text{eff}}) \) is the local field-effect mobility.\(^{19}\) The right-hand part of Eq. (5) has been obtained assuming that the carrier density is negligible at the top of the semiconductor film, so that effectively \( t = \infty \). The source-drain current \( I_{sd} \), which is constant within the channel (independent of the position \( x \) ), is given by

\[
I_{sd} = -WG_{sd}(V_{\text{eff}}) \frac{\partial V_{\text{eff}}(x)}{\partial x}.
\]

Integrating over the length of the transistor and replacing \( V_{\text{eff}} \) by \( V_g - V_d - V_x \) gives

\[
I_{sd} = -W G_{sd}(V_g - V_d - V_x) dV_d.
\]

The source-drain current then follows immediately by integrating the sheet conductance, Eq. (5), over the electrochemical potential between the source and drain bias, which yields

\[
I_{sd} = \frac{W T}{L} \frac{T}{2T_0 - T} \left( (V_g - V_d)^{2T_0/T} - (V_g - V_d - V_d)^{2T_0/T} \right)
\]

for \( V_g - V_d \geq V_d \) with

\[
\gamma = \frac{\sigma_0}{q} \left( \frac{T_0}{T} \right)^{4} \sin \left( \frac{\pi T}{T_0} \right) \left( \frac{T_0}{T} \right)^{T_0/T} \left( \frac{1}{2k_B T_G E_0} \right)^{(T_0/T) - 1} C \left( V_d^{2T_0/T} - V_d \right)^{2T_0/T - 1}.
\]

We note that Eq. (9) holds for \( V_g - V_d > V_d \). When \( V_g - V_d < V_d \), the transistor is operated in saturation. When \( V_d \) is exactly equal to \( V_g - V_d \), the effective potential at the drain contact is zero, \( V_{\text{eff}} = 0 \). Hence at the drain contact there is no accumulation of charge carriers. In general, the channel is pinched off when \( V_{\text{eff}} = 0 \). This occurs when the electrochemical potential is equal to the applied gate bias. With increasing drain bias, the position at which the pinchoff occurs moves into the channel from the drain in the direction of the source contact. When pinchoff occurs, the accumulation length is smaller than the channel length. We ignore this channel shortening in the equations. Moreover, as is known from the literature, the resistance of the depleted part of the channel can be disregarded.\(^{27}\) With these assumptions, the source-drain current in saturation is derived from Eq. (8) by
replacing $V_d$ with $V_g - V_t$. The saturated source-drain current is given by

$$I_{sd}^{sat} = I_{sd}(V_d = V_g - V_i) = \frac{W}{L} \frac{T}{2T_0} \frac{T}{2T_0 - T} (V_g - V_i)^{2T_0/T}$$

(11)

for $V_g - V_i < V_d$. A more general expression for the sourcedrain current has been derived by Calvetti et al. The derivation included the diffusion current and the effect of a finite semiconductor thickness, $t$. However, we find that our more simplified approach provides a fully adequate description for the transport regimes investigated in this paper. The derivation presented here yields the analytical expression Eq. (8), which will be crucial for deriving the ambipolar transport model further on.

In the limit of a negligible drain bias ($V_d$), $I_{sd}$ is a linear function of $V_d$, Eq. (8), and is consistent with results for this regime given in the literature. In the derivation, we used a gate bias-dependent mobility. For most inorganic devices and some organic single crystals, the mobility is constant as a function of gate bias. This corresponds to taking $T = T_0$. The classical oxide semiconductor field-effect transistor (MOSFET) equations are then obtained, although the mobility obtained from the percolation theory, Eq. (6), is not expected to hold for this limit. The classical MOSFET equations have been used for modeling of (ambipolar) OFETs. The compact modeling given by Eqs. (9)–(11) is valid for $T < T_0$. Several authors have proposed that for empirically modeling OFETs, the same functional dependence can be applied,

$$I_{sd} = a (V_g - V_i)^b - (V_g - V_i)^b$$

(12)

where $a$ and $b$ are fit constants. Other authors have used numerical simulations based on (ambipolar) amorphous silicon theory to model OFETs.

### B. Ambipolar transport

Depending on the bias conditions, the current in an ambipolar transistor is due to electrons, holes, or both. The operating regimes are schematically presented in Fig. 2. For each regime, the charge distribution in the channel and the output curves are schematically given. When $|V_g - V_i| > |V_d|$ and both are positive, the current is carried by electrons (regime 1). The current as a function of bias voltages is then given by Eq. (9) as derived in the preceding section for a unipolar electron-only transistor. Similarly, when $|V_g - V_i| > |V_d|$ and both are negative, the current is carried by holes (regime 4). The hole current as a function of bias voltage is given by the same expression by replacing $V_g - V_i$ by $-V_g + V_i$, $V_d$ by $-V_d$, and taking the source drain current to be negative. We note that electrons transport through the unoccupied density of states corresponding to the LUMO levels while the holes transport through the occupied density of states corresponding to the HOMO levels. This implies that for holes and electrons, the parameters $T_0$, $\sigma_0$, and $\alpha^{-1}$ are different. When $V_g - V_i$ is positive and $V_d$ their negative (regime 6), the effective gate potential is positive throughout the whole channel. The transistor operates as unipolar $n$-type transistor where the source and drain are inverted. Therefore, the current in regime 6 is given by Eq. (9) in which $V_g$ is replaced by $V_g - V_i$ and $V_d$ is replaced by $-V_d$, which gives Eq. (9) again

$$I_{sd} = \frac{W}{L} \frac{T}{2T_{0,e}} \frac{T}{2T_{0,e} - T} [ (V_g - V_i)^{2T_{0,e}/T}$$

$$- (V_g - V_i - V_d)^{2T_{0,e}/T} ]$$

(13)

for $V_g - V_i < 0$.

Similarly, when $V_g - V_i$ is negative and $V_d$ is positive (regime 3), the effective gate potential throughout the channel is negative. The hole current is given by Eq. (13) upon applying the appropriate substitutions. Ambipolarity can occur when $V_d > V_g - V_i > 0$ (regime 2) and when $V_d < V_g - V_i < 0$ (regime 5). Under those bias conditions, a unipolar transistor then operates in saturation. The channel is pinched off and charges cannot be accumulated in the pinched off part of the channel. In an ambipolar transistor, those bias conditions give rise to a change of the sign of the effective gate potential at a certain position in the channel. Holes and electrons are accumulated at opposite sides. A narrow transition region, which acts as a $p-n$-junction, separates the accumulation regions. We now develop a description of the charge transport in this regime.

For simplicity, we assume bimolecular recombination of electrons and holes with an infinite rate constant, and a constant threshold voltage throughout the entire channel, i.e., equal threshold voltages in the electron and hole accumulation region. For infinite recombination, electrons and holes cannot pass each other without recombining. Therefore, recombination takes place at a single plane, $x = x_0$, namely the plane where the effective gate potential is zero. The ambipolar transistor is then represented by a unipolar $n$-type transis-
tor in series with a unipolar $p$-type transistor, with channel lengths $x_0$ and $L-x_0$, respectively. The injected electron current (regime 1) is

$$I_{sd,e}(x < x_0) = \frac{W}{x_0} \left( \frac{\gamma_e T}{2T_{0,e}} - \frac{T}{2T_{0,e}} - \frac{T}{T} (V_g - V_d)^{2T_{0,e}/T} \right)$$

(14)

and the injected hole current is

$$I_{sd,h}(x_0 < x < L) = \frac{W}{L-x_0} \left( \frac{\gamma_h T}{2T_{0,h}} - \frac{T}{2T_{0,h}} - \frac{T}{T} \times (-V_g + V_h + V_d)^{2T_{0,h}/T} \right).$$

(15)

We apply the condition that both currents are equal because recombination is infinite. This results in spatial separation of the electron and hole area and we can then derive, $x_0$, the position of the $pn$-junction,

$$x_0 = \frac{(V_g - V_d)^{2T_{0,e}/T} - 1}{(V_g - V_d)^{2T_{0,h}/T} - 1} + C(V_d - V_g)^{2T_{0,e}/T} - L$$

(16)

with

$$C = \frac{(2T_{0,e} - T) 2T_{0,e} \gamma_h}{(2T_{0,h} - T) 2T_{0,h} \gamma_e}.$$ (17)

Equation (16) shows how the plane at which recombination takes place shifts from $x_0=0$ when $V_{eff}=0$ to $x_0=L$ when $V_{eff}=V_d$. Substitution of the position of the expression for $x_0$ in Eq. (14) or Eq. (15) yields an expression for the current in an ambipolar field-effect transistor from which the $pn$-junction position $x_0$ is eliminated,

$$I_{sd} = \frac{W}{L} \left( \frac{\gamma_e T}{2T_{0,e}} - \frac{T}{2T_{0,e}} - \frac{T}{T} (V_g - V_d)^{2T_{0,e}/T} + \frac{\gamma_h T}{2T_{0,h}} - \frac{T}{T} \times (-V_g + V_h + V_d)^{2T_{0,h}/T} \right).$$

(18)

A similar expression can be derived for regime 5. Surprisingly, the current that is given by Eq. (18) is exactly equal to the sum of the electron and hole currents that would be present in the absence of a current of the other polarity: the ambipolar transistor is then represented by a unipolar $n$-type transistor in parallel with a unipolar $p$-type transistor, both operating in saturation [Eq. (11)]. The hole and electron currents are constant, but not necessarily equal, throughout the whole channel. We regard the assumption that the electrons and holes move independently, and that there is no $pn$-junction, as unphysical. We note that we cannot determine the recombination rate from the experimental current-voltage characteristics with the current model. However, measurements of the position and the width of the $pn$-junction should allow probing of the recombination rate.

FIG. 3. (Color online) Output characteristics for negative (a) and positive (b) gate biases. The output characteristics presented were measured at 253 K for a channel length of 20 $\mu$m. The symbols represent the data points and the solid lines represent the theoretical fit.

IV. AMBIPOLAR NICKEL DITHIOLENE FIELD-EFFECT TRANSISTORS

As a model compound to analyze charge transport in an ambipolar field-effect transistor, we used films based on the small band-gap molecule NiDT as the semiconductor. The injection barriers for both holes and electrons are expected to be less than 0.5 eV. These barriers are small enough to allow ambipolar charge injection. No special treatment of the gate dielectric was performed to prevent electron trapping. These transistors function in air and light; however, to minimize charge trapping by water or oxygen, all measurements were performed in vacuum.

The transistors were characterized by output $[I_{sd}(V_d)]$ and transfer $[I_{sd}(V_g)]$ curves measured as a function of temperature. Typical output curves measured at 253 K are presented in Fig. 3. The drain bias ($V_d$) was swept back and forth. No hysteresis is observed. In Fig. 3(a), both a negative drain and gate bias were used. This corresponds to regimes 4 and 5 in Fig. 2. Positive biases were used in Fig. 3(b). This corresponds to regimes 1 and 2 in Fig. 2. Symbols represent actual data points and the solid lines are theoretical fits to the data according to Eqs. (9) and (18). The output curves of Fig. 3 show at low gate bias and high drain biases a pronounced increase of current with $V_d$. This is typical for an ambipolar transistor and not present in a unipolar one.
A set of transfer curves measured in the linear regime at 313 K is presented in Fig. 4. Symbols are data points and solid lines are theoretical fits. The gate bias was swept back and forth and no hysteresis was observed. Small negative drain biases and negative gate biases shown in Fig. 4 correspond to a standard unipolar hole-only transistor in the linear regime. Similarly, at low drain biases and positive gate biases, we observe reversed electron-only accumulation. In Fig. 4, small positive drain biases and positive gate biases correspond to a standard unipolar electron-only transistor in the linear regime.

Upon sweeping the gate from positive to negative using a large negative $V_d$ Fig. 5, the operating transport regime changes from reversed electron only (regime 6) to an ambipolar transport regime (regime 2), to hole-only accumulation (regime 4). For a large positive $V_d$, the gate can be swept from negative to positive [Fig. 5(b)], where the operating regime goes from reversed hole accumulation (regime 3) to ambipolar transport regime (regime 2) to the electron only accumulation (regime 1). All transistors were characterized as a function of temperature between 233 and 313 K. Representative transfer curves are presented in Fig. 6.

One parameter needed for the theoretical description of the current in the ambipolar transistor is the threshold voltage, $V_t$. The threshold voltage can be determined independently from impedance measurements on MIS diodes, Fig. 1(d). These are a sensitive tool to measure accumulation and depletion of charge carriers as a function of applied bias. We calculated the diode capacitances from the modulus of the impedance, $Z$, and its phase angle, $\Theta$ using $C = -\sin \Theta \left( \frac{1}{|Z|} \right)$, with $\omega = 2\pi f_{\text{mod}}$ where $f_{\text{mod}}$ is the modulation frequency. In order to minimize dielectric relaxation artefacts, a low modulation frequency of 17 Hz was chosen. The capacitance of the devices is scaled with the area, which ranges from 0.07 to 0.38 cm$^2$. The capacitance as a function of the bias is presented in Fig. 7. The bias was swept up and down. Only a little hysteresis was observed. Both at high positive and high negative bias, the capacitances are the same and approximately equal to the geometric capacitance of the gate dielectric. This demonstrates that holes are accumulated at high negative bias and electrons at high positive bias. When the gate bias decreases, the semiconductor gets depleted of charge carriers. Therefore, the capacitance decreases with bias and is minimal when the gate bias is equal to the threshold voltage. The threshold voltage is expected to be caused by fixed charges and may therefore be assumed to be the same for both electrons and holes as long as there is no hysteresis. The data confirm the validity of that assumption. The value obtained, $-7$ V, can be due to fixed ions or trapped charges at the semiconductor dielectric interface.
Now that we have determined the threshold voltage, the current transport is given by the following parameters. The temperature describing the width of the exponential density of states, \( T_0 \), a wavelength localization overlap, \( \sigma^{-1} \), and the conductivity prefactor, \( \sigma_0 \). These parameters have to be determined for both holes and electrons and were found by fitting the unipolar regimes (regimes 1 and 4) as a function of temperature [Eqs. (9) and (10)]. The fitted curves are presented as solid lines in Fig. 4. With those parameters, the \( I(V) \) curves in the ambipolar regimes 2 and 5 were “predicted” (full lines) in Figs. 5 and 6, together with the experimental data [Eq. (18)]. The good agreement between measured and calculated currents demonstrates that our model consistently explains the output and transfer characteristics of these OFETs in the ambipolar regime. Small deviations are noticeable when the gate bias is close to the threshold voltage. This can be due to either contact resistances\(^8\) or subthreshold current contributions\(^28\) that are ignored in the present modeling. An underlying assumption is that due to the low mobility, the channel resistance is large compared to the contact resistance.\(^21\) Values of the fit parameters hardly depend on the channel length that was varied between 20 and 40 \( \mu \text{m} \). For these channel lengths, we assume that short channel effects can be disregarded in NiDT transistors. Finally, we note that we did not include bulk conductivity of the semiconductor.\(^25\) The transfer curves show that this contribution can be neglected for the NiDT transistors.

The values of the parameters \( \sigma^{-1}, T_0, \) and \( \sigma_0 \) are presented in Table I. The values for the hole and electron field-effect mobility at 313 K and +/-30 V are included as well. The linear mobility at high bias is close to the saturated mobility. A detailed discussion on the values obtained is beyond the scope of this paper. That would require, for instance, a systematic investigation on the microstructure of the semiconductor and changes therein upon processing. Here we focused on the description of the current-voltage characteristics. However, we note that the values of NiDT in Table I are of a similar order of magnitude for \( \sigma^{-1}, T_0, \) and \( \sigma_0 \) as reported values for, e.g., pentacene, poly(2,5-thiophene vinylene), poly(3-hexyl thiophene), and poly(\( p \)-phenylene vinylene) derivatives.\(^{20,21}\)

**V. CONCLUSION**

A model describing charge transport in disordered ambipolar organic field-effect transistors has been presented. The basis of this model is the variable-range-hopping theory developed for the mobility in disordered unipolar organic tran-

![Figure 6](image6)

**Figure 6.** (Color online) Transfer characteristics for high drain biases with varying temperature from 233 to 313 K. The channel length was 20 \( \mu \text{m} \) and the drain bias was -30 V (a) and 30 V (b). The symbols represent the data points and the solid line the theoretical fit.

![Figure 7](image7)

**Figure 7.** (Color online) Capacitance of a MIS diode measured at 17 Hz and 253 K. The hole accumulation at the left and electron accumulation at the right are shown. A minimum in the capacitance is found at -7 V, which is taken as the threshold voltage.

**Table I.** Values obtained from fitting the transistor data over a wide range of temperatures, drain, and gate biases. The field-effect mobility is given for a temperature of 313 K and a gate bias +/-30 V.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>( T_0 ) (K)</th>
<th>( \sigma_0 ) (10(^6) S/m)</th>
<th>( \sigma^{-1} ) (( \AA ))</th>
<th>( \mu_{\text{FE}} ) [cm(^2)/(Vs)]</th>
</tr>
</thead>
<tbody>
<tr>
<td>NiDT holes</td>
<td>600</td>
<td>1.9</td>
<td>2.1</td>
<td>2.5\times10^{-4}</td>
</tr>
<tr>
<td>NiDT electrons</td>
<td>460</td>
<td>0.78</td>
<td>0.9</td>
<td>2.0\times10^{-5}</td>
</tr>
<tr>
<td>OC1C10-PPV(^a)</td>
<td>540</td>
<td>31</td>
<td>1.4</td>
<td>4.7\times10^{-4}</td>
</tr>
<tr>
<td>P3HT(^b)</td>
<td>425</td>
<td>1.6</td>
<td>1.6</td>
<td>6.0\times10^{-4}</td>
</tr>
<tr>
<td>Pentacene(^b)</td>
<td>385</td>
<td>3.5</td>
<td>3.1</td>
<td>2.0\times10^{-2}</td>
</tr>
<tr>
<td>PTV(^b)</td>
<td>382</td>
<td>5.6</td>
<td>1.5</td>
<td>2.0\times10^{-3}</td>
</tr>
</tbody>
</table>

\(^a\)Reference 21.

\(^b\)Reference 23.
sisters. An accurate description for the transport as a function of the temperature and gate biasing has been demonstrated for the linear regime. Here, we show that the formalism can be applied to a wide range of bias conditions including saturation and ambipolarity.

First, the charge-carrier density in a sheet as a function of effective gate potential in the channel was solved analytically for an exponential DOS. We substituted the relation between bulk conductivity and charge-carrier density profile. The source drain current as a function of bias was then obtained by integrating the sheet conductances over the charge-carrier density. The sheet conductance followed from integration over the charge-carrier density profile. The source drain current as a function of bias voltages was derived.

ACKNOWLEDGMENTS

From Philips Research Laboratories, Eindhoven, The Netherlands, we are grateful to Piet Rommers for performing the CV measurements and Henny Herps for his contribution to Fig. 2. We thank Christian Martin for his useful discussions. The work of E.C.P.S. forms part of the research program of the Dutch Polymer Institute (DPI), project no. 516.