A 9.8-11.5-GHz Quadrature ring oscillator for optical receivers
van der Tang, J.D.; Kasperkovitz, D.; van Roermund, A.H.M.

Published in:
IEEE Journal of Solid-State Circuits

DOI:
10.1109/4.987097

Published: 01/01/2002

Document Version
Publisher's PDF, also known as Version of Record (includes final page, issue and volume numbers)

Please check the document version of this publication:
• A submitted manuscript is the author's version of the article upon submission and before peer-review. There can be important differences between the submitted version and the official published version of record. People interested in the research are advised to contact the author for the final version of the publication, or visit the DOI to the publisher's website.
• The final author version and the galley proof are versions of the publication after peer review.
• The final published version features the final layout of the paper including the volume, issue and page numbers.

Link to publication

Citation for published version (APA):
A 9.8–11.5-GHz Quadrature Ring Oscillator for Optical Receivers

Johan D. van der Tang, Member, IEEE, Dieter Kasperkovitz, and Arthur van Roermund, Senior Member, IEEE

Abstract—This paper describes a quadrature ring oscillator that is tunable from 9.8 to 11.5 GHz in a 30-GHz $f_T$ BiCMOS technology. The ring oscillator can be used in advanced data clock recovery architectures in optical receivers. The circuit implementation of the oscillator uses transistors as active inductances. Isolation between the oscillator and cascaded circuits, such as buffers and flip-flops, is improved by utilizing the active inductances in a cascode configuration. Carrier to noise ratios better than 94 dBc/Hz at 2-MHz offset are measured with 75-mW dissipation and 2.7-V supply voltage. The evolution in two-stage ring oscillator topologies, leading to the realized design, is discussed in detail on the circuit level.

Index Terms—Bipolar transistor oscillators, clock and data recovery, optical communication, oscillators, phase noise.

I. INTRODUCTION

In data transmission over optical fibers, one of the key functions of the receiver front end is data clock recovery (DCR). In networks following the synchronous optical network (SONET) standard or the synchronous digital hierarchy (SDH) standard, nonreturn-to-zero (NRZ) data signals are used. The task of the DCR circuit is to extract the clock information from the NRZ data. This means that the DCR circuit must be able to acquire phase lock with the clock signal from the random data.

Many advanced integrated DCR circuits are phase-locked-loop (PLL) based [1]. Since the free-running frequency of the oscillator in the PLL is never exactly the same as the incoming data rate, the DCR circuit must obtain frequency lock prior to phase lock. In practice, this means that every PLL-based DCR circuit needs some type of frequency acquisition aid [1]. One possibility is to use a crystal oscillator to keep the oscillator frequency within the acquisition range of the PLL, but this solution requires an expensive external clock reference. In this paper, a quadrature ring oscillator with a CNR of 95 dBc/Hz at 2-MHz offset is presented. The CNR specification required for DCR circuits is orders of magnitude lower compared to, for example, local oscillator requirements in wireless front ends, which makes the use of ring oscillators feasible in DCR systems. In particular, the compact chip area and the, in general, large tuning range of a ring oscillator, make it a good candidate for use in DCR circuits.

A key aspect of the presented ring oscillator topology study is the technology used to investigate the performance of the oscillator. As shown in Table I, a BiCMOS technology is specified with 30-GHz transition frequency ($f_T$) [4]. Constructing a quadrature ring oscillator with a CNR (2 MHz) of 95 dBc/Hz at 1/3 of the $f_T$ with less than 100-mW dissipation is a design challenge. The combination of the oscillation frequency, CNR, and power budget and technology has led to the presented evolution of ring oscillator circuits. The influence of the parasitics is dominant at 10 GHz, and circuit complexity must be low. Every additional device will add device and interconnect parasitics, which reduce the oscillation frequency and the carrier level.

Three two-stage ring oscillators are discussed on the circuit level in Section II. The most promising ring oscillator implementation employs stacked active inductances. Section III explains how the active inductances in this ring oscillator can be utilized to improve the isolation between the oscillator core and cascaded circuits. The experimental results of the quadrature oscillator with stacked active inductances are discussed in Section IV, and compared with other reported ring oscillators in Section V.

This paper presents an investigation of three I/Q ring oscillator topologies for 10-Gb/s DCR circuits which require quadrature signals. The SONET standard OC-192 (equivalent to SDH STM-64) requires clock extraction at a bit-rate of 953.28 Mb/s (~10 Gb/s). The target specifications for the quadrature oscillator are shown in Table I and have been derived from DCR system considerations and simulation. The power budget of 100 mW is based on the knowledge that a ring oscillator will be used rather than an LC oscillator. Compared to an LC oscillator, a ring oscillator needs a higher level of power dissipation to meet the carrier-to-noise ratio (CNR) of 95 dBc/Hz at 2-MHz offset. However, the CNR specification required for DCR circuits is orders of magnitude lower compared to, for example, local oscillator requirements in wireless front ends, which makes the use of ring oscillators feasible in DCR systems. In particular, the compact chip area and the, in general, large tuning range of a ring oscillator, make it a good candidate for use in DCR circuits.

A key aspect of the presented ring oscillator topology study is the technology used to investigate the performance of the oscillator. As shown in Table I, a BiCMOS technology is specified with a 30-GHz transition frequency ($f_T$) [4]. Constructing a quadrature ring oscillator with a CNR (2 MHz) of 95 dBc/Hz at 1/3 of the $f_T$ with less than 100-mW dissipation is a design challenge. The combination of the oscillation frequency, CNR, and power budget and technology has led to the presented evolution of ring oscillator circuits. The influence of the parasitics is dominant at 10 GHz, and circuit complexity must be low. Every additional device will add device and interconnect parasitics, which reduce the oscillation frequency and the carrier level.

Three two-stage ring oscillators are discussed on the circuit level in Section II. The most promising ring oscillator implementation employs stacked active inductances. Section III explains how the active inductances in this ring oscillator can be utilized to improve the isolation between the oscillator core and cascaded circuits. The experimental results of the quadrature oscillator with stacked active inductances are discussed in Section IV, and compared with other reported ring oscillators in Section V.

1 This frequency-domain specification is derived from the time-domain OC-192 specification assuming the oscillator is part of a PLL with a loop bandwidth of 10–12 MHz.

TABLE I

<table>
<thead>
<tr>
<th>Specification</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology</td>
<td>BiCMOS 30 GHz</td>
<td>GHz</td>
</tr>
<tr>
<td>Frequency</td>
<td>9.95328</td>
<td>MHz</td>
</tr>
<tr>
<td>CNR( 2 MHz )</td>
<td>95</td>
<td>dBc/Hz</td>
</tr>
<tr>
<td>Power budget</td>
<td>100</td>
<td>mW</td>
</tr>
<tr>
<td>Power supply voltage</td>
<td>2.7</td>
<td>V</td>
</tr>
<tr>
<td>Tuning input</td>
<td>Differential</td>
<td></td>
</tr>
<tr>
<td>Output(s)</td>
<td>In-phase / Quadrature</td>
<td></td>
</tr>
</tbody>
</table>

0018–9200/02$17.00 © 2002 IEEE
II. TWO-STAGE RING OSCILLATOR TOPOLOGIES

The oscillation frequency and CNR specification are the primary objectives for the DCR ring oscillator design. The large-signal oscillation frequency in a ring oscillator is equal to \((2N\tau_{\text{delay}})^{-1}\), in which \(N\) is the number of stages and \(\tau_{\text{delay}}\) the large-signal delay of a stage. A two-stage ring oscillator is, therefore, most interesting as a starting point for the DCR oscillator design, since it has the highest frequency and provides I/Q signals. Two stages are also the optimum number of stages concerning phase noise minimization. Analysis of differential ring oscillators with a time-variant phase noise model shows that a minimum number of ring oscillator stages is optimum [5]. It is more efficient to invest power in two stages compared to spending part of the power budget in additional stages. Doubling of the power and reducing all impedance levels by a factor of 2 in an oscillator immediately gives 3-dB CNR improvement.

A block diagram of a two-stage ring oscillator is shown in Fig. 1. The model consists of two identical sections and one inversion, and the phase condition for oscillation dictates a 90° phase shift per section. Therefore, a two-stage oscillator with identical stages provides “correct-by-construction” I/Q signals on the behavioral level. Practical I/Q matching is limited by device matching and layout symmetry.

In Section II-A, three implementations of the stages in Fig. 1 are discussed. Oscillation frequency maximization is used as a criterion to select the most promising topology. The circuit implementation with the maximum oscillation frequency (above 10 GHz) will have the highest gain and signal swing at the (lower) target frequency of 10 GHz, which will result in better CNR figures. The qualitative discussion in Section II-A is followed by a quantitative analysis of the three oscillator implementations in Section II-B, in which the maximum oscillation frequency of the topologies in a 30-GHz \(f_T\) BiCMOS process is determined by an automatic circuit optimizer.

A. Three Circuit Implementations

A potential circuit solution for the realization of the DCR oscillator is the two-integrator oscillator [6]. The circuit diagram of one stage of this oscillator (the stages in Fig. 1 are identical) is shown in Fig. 2(a). Maximum oscillation frequency is obtained when lumped capacitor \(C_1\) is omitted. In that case, the integration capacitance in each section consists completely of parasitic capacitance. A realization of the two-integrator oscillator in an 11-GHz \(f_T\) BiCMOS process has been reported for use in digital satellite receivers [6]. This design had a wide tuning range (0.9–2.2 GHz) and achieved a CNR (2 MHz) of 106 dBc/Hz with an oscillator core dissipation of 100 mW. However, simulations of this circuit in the specified 30-GHz \(f_T\) BiCMOS process, revealed poor CNR levels at 10 GHz. Furthermore, the parasitic phase shift of the differential pairs in the circuit prevent oscillation beyond 10.3 GHz. The performance limits imposed by the technology prevent further improvement. Hence, a topological change is needed in order to achieve a higher maximum oscillation frequency and better CNR.

A promising option to extend the oscillation frequency and improve the CNR is to alter the circuit in Fig. 2(a), such that the parasitic phase shift of transistors \(Q_{T1}\) and \(Q_{T2}\) is partly compensated. Interestingly, only a small topological change in Fig. 2(a) is needed to realize this. If the transistors \(Q_{A1}\) and \(Q_{A2}\) in Fig. 2(a) are connected with shorted base and collector to the collectors of \(Q_{T1}\) and \(Q_{T2}\), the oscillator circuit in Fig. 2(b) is obtained [7]. For high frequencies, a transistor with shorted base and collector implements an active inductance, and implements effectively inductive peaking which extends the oscillation frequency of the oscillator [7]. This circuit will be referred to as the ring oscillator with folded active inductances. Tuning is realized by varying the bias current \(I_{\text{bias}}\) of transistors \(Q_{L1}\) and \(Q_{L2}\), which changes the inductance value.

The oscillation frequency of the ring oscillator with folded active inductances will be maximized if the parasitic capacitance seen at the collectors of transistors \(Q_{A1}\) and \(Q_{A2}\) in Fig. 2(b) is minimized. In the oscillator stage [Fig. 2(b)], the collector–substrate capacitance of transistors \(Q_{L1}\) and \(Q_{L2}\) adds to the total parasitic capacitance seen at the collectors of \(Q_{A1}\) and \(Q_{A2}\). This contribution is eliminated when stacking the active inductances as shown in Fig. 2(c). However, the current through transistors \(Q_{A1}\) and \(Q_{A2}\) in Fig. 2(c) \((I_{\text{level}})/2\) in balanced condition) is now reused in transistors \(Q_{L1}\) and \(Q_{L2}\). Therefore, a means of frequency control is needed in order to set the carrier level and frequency independently. This is realized with variable resistors \(R_{\text{Rox1}}\), \(R_{\text{Rox2}}\), which control the inductance value of \(Q_{L1}\) and \(Q_{L2}\) [8].

B. Simulation of the Maximum Oscillation Frequency

In order to quantify the maximum small-signal oscillation frequency of the three ring oscillator topologies, an automatic circuit optimizer was used. All transistors where modeled with the MEXTRAM transistor model [9] to include all high-frequency parasitics effects. The optimization goal was simply to maximize the oscillation frequency. All currents and resistor values were given as design parameters. The oscillation frequency was simulated using transient analysis and the value of the oscillation frequency was fed back to the optimizer, which adjusted the design parameters until a maximum value of oscillation frequency \(f_{\text{osc,max}}\) was reached. It was needed to specify a minimum amplitude (\(\sim 20\) mV) as a constraint for the optimizer. The small-signal oscillation frequency is always higher than the oscillation frequency for a large signal swing. Therefore, the optimizer tries to find the highest frequency for which Barkhausen’s oscillation criteria are met, and minimizes the oscillation amplitude. The minimum signal constraint prevented the oscillation from stopping and causing convergence problems.

The results of the optimization are shown in Table II. As expected, the ring oscillator with stacked active inductances achieves the highest (small-signal) oscillation frequency.
Fig. 2. Evolution in oscillator stage topologies. (a) A stage of a two-integrator oscillator implementation. (b) A stage with folded active inductances. (c) A stage with stacked active inductances.

### Table II

<table>
<thead>
<tr>
<th>Oscillator</th>
<th>Figure</th>
<th>$f_{osc,max}$ [GHz]</th>
<th>$f_{osc,max}/f_c$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Two-integrator</td>
<td>Fig. 2(a)</td>
<td>10.3</td>
<td>0.34</td>
</tr>
<tr>
<td>Folded inductances</td>
<td>Fig. 2(b)</td>
<td>13.5</td>
<td>0.45</td>
</tr>
<tr>
<td>Stacked inductances</td>
<td>Fig. 2(c)</td>
<td>20.2</td>
<td>0.67</td>
</tr>
</tbody>
</table>

In practice, $f_{osc,max}$ is lower since interconnect capacitance is not taken into account.

The simulation results listed in Table II are obtained without loading the ring oscillators by, for example, buffers. Prior to realization of the ring oscillator with stacked active inductances, loading of the circuit by cascaded circuits has to be addressed. Minimization of these loading effects will be considered next.

### III. Adding Buffered Outputs

The quadrature ring oscillator will be used in a DCR architecture. Therefore, buffers, flip-flops, or other circuits will be loading the ring oscillator. If these circuits are connected to the collectors of transistors $Q_{A1}$ and $Q_{A2}$ in Fig. 2(c), their contribution to the total parasitic capacitance can significantly lower the oscillation frequency. This loading effect can be reduced by providing alternative output terminals, which are isolated from the collectors of $Q_{A1}$ and $Q_{A2}$.

Fig. 3(a) shows the half circuit of Fig. 2(c). The collector of transistor $Q_{L1}$ is connected to $V_{CC}$ with resistor $R_L$. This creates a buffered output node. For small values of $R_L$, the inductance of $Q_{L1}$ remains practically unchanged when this resistor is added. Transistor $Q_{L1}$ is now used for two functions. First of all, it implements the active inductance, and secondly, it provides cascode buffering.

The simulated buffered and unbuffered output signals [$V_{buffered}$ and $V_{unbuffered}$ in Fig. 3(b)] of the oscillator in Fig. 2(c) with collector resistors $R_L$ inserted between the collectors of $Q_{L1}$, $Q_{L2}$, and $V_{CC}$, are shown in Fig. 4. The tail current $I_{level}$ [see Fig. 2(c)], was set to 12 mA, which resulted in a large-signal oscillation frequency around 10 GHz. Resistor $R_L$ was set to 20 Ω. The simulation results in Fig. 4 are obtained without loading the oscillator and performed at a maximum oscillation frequency of 11.6 GHz. The influence of loading effects was investigated by connecting two differential pairs with 12-mA tail current (the same current level as the oscillator) to the collectors of $Q_{A1}$ and $Q_{A2}$ in Fig. 2(c). The simulated frequency dropped from 11.6 to 9.2 GHz and the output voltage, which was 216 mV peak in Fig. 4, dropped to 101 mV peak. On the other hand, the internal signal swing of the oscillator was 9 mV lower, and the oscillation frequency changed only 100 MHz, if the differential pairs were connected to the collectors of the stacked active inductances $Q_{L1}$ and $Q_{L2}$ in Fig. 2(c) with added collector resistors $R_L$. These simulation results illustrate the effectiveness of the output configuration shown in Fig. 3(b).
Fig. 5. Micrograph of the realized ring oscillator.

Fig. 3(a) shows the implementation of $R_{\text{tune}}$. To realize the variable resistance, diode-connected transistor $Q_T$ is used, which is ac coupled to the base of the active inductance. Resistor $R_b$ provides the base current for $Q_{L1}$. The current of transistor $Q_T$ is controlled by a linearized differential pair. This implements differential tuning inputs.

The CNR of the quadrature oscillator constructed with the stage shown in Fig. 2(c), complete with the $V/I$ converter shown in Fig. 3(a) and with $R_L$ added to have buffered outputs, has been simulated with spectreRF. At 10 GHz, the simulated CNR is 95.3 dBc/Hz. The noise contribution of transistor $Q_A$ (four in total, since there are two stages) is a dominant source ($4 \times 7.25\%$), followed by the active inductance $Q_L$ ($4 \times 5.6\%$). Other contributors are the implementation of tail current source $I_{\text{tail}}$ ($2 \times 3\%$), the base resistance of $Q_A$ ($4 \times 2.2\%$), and a multitude of other small noise sources. The tunable resistors $R_{\text{tune}}$, implemented by the boxed circuit [Fig. 3(a)], each contribute less than $0.3\%$. The same is true for the contribution of $R_L$, hence, the value of these resistors is not critical for the CNR of the ring oscillator with stacked active inductances.

IV. EXPERIMENTAL RESULTS

The ring oscillator with stacked active inductances and buffered outputs has been realized in the specified BiCMOS process [8]. The micrograph of the IC is shown in Fig. 5. The active chip area of the oscillator with $V/I$ converter is less than 0.13 mm$^2$. Total chip area including bond pads is 1.5 mm$^2 \times 1.5$ mm$^2$. The power dissipation of the total IC is 230 mW, of which 75 mW is dissipated by the VCO core. The power supply voltage is 2.7 V. All measurements have been performed on packaged samples (16 pins HTSSOP package). On-chip 50-Ω I/Q buffers provided the quadrature output signals with $-20$-dBm output power.

Measured frequency and CNR versus differential tuning voltage $V_{\text{tune}}$ are shown in Fig. 6. The tuning range is 16% and ranges from 9.8 to 11.5 GHz. The CNR was measured with a spectrum analyzer and results were verified with HP3048 phase noise measurement equipment which has an accuracy of $\pm 2$ dB. Measured CNR at 2-MHz offset is better than 94 dBc/Hz over the complete tuning range. Best case CNR (2 MHz) is 98 dBc/Hz at 9.8 and 10 GHz. At higher frequencies, the carrier is somewhat smaller, resulting in a worst case CNR (2 MHz) of 94 dBc/Hz. The power spectrum of the ring oscillator at an oscillation frequency of 11.5 GHz is shown in Fig. 7, with a resolution bandwidth of 100 kHz.

V. BENCHMARKING

Ring oscillators reported in the literature are realized in a variety of IC technologies, ranging from CMOS, BiCMOS, and SiGe to InP and GaAs implementations. A number of reported ring oscillators are compared with the presented quadrature
oscillator design. This comparison is shown in Table III. The figure of merit \( CNR_{\text{norm}} \) in Table III is defined as [8]

\[
CNR_{\text{norm}} = CNR - 10 \log \left( \frac{f_m}{f_{\text{osc}}} \right)^2 \frac{P_{\text{total}}}{1 \text{ mW}}
\]

and assumes a 6-dB-per-octave phase noise slope versus offset frequency \( f_m \). Parameter \( P_{\text{total}} \) is the total power dissipation of the oscillator (excluding buffers).

The realized quadrature oscillator achieves a state-of-the-art \( f_{\text{osc}}/f_T \) ratio in comparison with the other listed ring oscillators. The ring oscillator in [2] with \( f_{\text{osc}}/f_T \) equal to 0.36 comes close to the achieved record of 0.38, but has a normalized CNR which is 20 dB lower compared to the ring oscillator circuit with stacked active inductances.

### VI. Conclusion

In this paper, a two-stage ring oscillator with stacked active inductances has been presented. The oscillator can be tuned between 9.8–11.5 GHz and is suitable for use in DCR circuits of optical receivers which require quadrature signals. The active inductances isolate the oscillator core from cascaded circuits, which makes the circuit relatively insensitive to loading effects. The quadrature oscillator is realized in a 30-GHz 300 mm BiCMOS technology and achieves an oscillation frequency over \( f_T \) ratio of 0.38. The CNR at 2-MHz offset is 94 dBc/Hz or better, which is realized with 75-mW dissipation and a 2.7-V supply voltage.

### Acknowledgment

The authors would like to thank Philips Semiconductors for fabrication of the oscillator. The authors would also like to thank J. Tol, F. Centurelli, P. van de Ven, and C. Vaucher for their valuable contributions to this work.

### References

[4] A. Pruijmboom et al., “QUBiC3: A 0.5 μm BiCMOS production technology, with \( f_{\text{max}} = 60 \) GHz and high-quality passive components for wireless telecommunication applications,” in *Proc. Bipolar/BiCMOS Circuits and Technology Meeting*, 1998, pp. 120–123.