A Photonic Interconnect Layer on CMOS

D. Van Thourhout\textsuperscript{1}, J. Van Campenhout\textsuperscript{1}, P. Rojo-Romero\textsuperscript{2}, P. Regreny\textsuperscript{2}, C. Seassal\textsuperscript{3}, P. Binetti\textsuperscript{5}, X.J.M. Leijtens\textsuperscript{5}, R. Nötzel\textsuperscript{5}, M.K. Smid\textsuperscript{4}, L. Di Cioccio\textsuperscript{5}, C. Laghae\textsuperscript{4}, J.-M. Fedeli\textsuperscript{5}, R. Baets\textsuperscript{1}

\textsuperscript{1}Ghent University-IMEC, Sint-Pietersnieuwstraat 41, 9000 Ghent, Belgium (driesvt@intec.ugent.be)
\textsuperscript{2}Institut des Nanotechnologies de Lyon (INL) (christian.seassal@ec-lyon.fr)
\textsuperscript{3}CEA-DRT/LETI (jean-marc.fedeli@cea.fr)
\textsuperscript{4}Tracit Technologies, (chrystelle.laghae@tracit-tech.com)
\textsuperscript{5}Technical University Eindhoven (x.j.m.leijtens@tue.nl)

Abstract We propose and demonstrate a photonic interconnect layer consisting of heterogeneous microdisk lasers and microdetectors integrated with a nanophotonic silicon waveguide circuit. The photonic layer is fabricated using wafer-scale processes and a die-to-wafer molecular bonding process.

Introduction

Many applications need an intimate integration of electronics circuits and photonic devices. Several groups have demonstrated flip-chip bonding of VCSEL or detector arrays on CMOS-circuits. However, such a process does not allow for a high integration density, is not compatible with wafer-scale processes and does not allow for additional functionality such as multiplexing, filtering or optical sensing circuits. People also have proposed to include optical circuits into the silicon transistor layer. However this consumes a lot of expensive space within this layer, and therefore is not compatible with applications requiring a dense optical interconnect network. Therefore, in the EU-funded project PICMOS, we proposed to build an photonic layer that can be integrated on top of the electronic circuits, as an additional interconnect layer, conceptually equal to the standard Cu-based interconnect layers. This paper focuses on the fabrication of this photonic layer. Once completed, it can be integrated with the CMOS-wafer through a wafer-to-wafer bonding process. The targeted application was on-chip optical interconnect, requiring ultra-low power devices with very small footprint.

Fabrication of the photonic layer

Silicon wire waveguides with dimensions of 500nm x 220nm were chosen as the basic waveguiding platform for the photonic interconnect layer. This waveguide platform allows for very compact structures, such as 3µm bends with negligible loss and a center-to-center pitch of <1.5µm (for an interchannel crosstalk below 20dB/cm). Especially this last parameter is important for dense interconnect structures, since one can show that, if the size of the transmitter and receiver is kept below 10x10µm\textsuperscript{2}, this parameter ultimately determines the global achievable data density per square cm. The silicon wire waveguides were fabricated in the IMEC CMOS pilot line using 248nm DUV lithography and an ICP-based etching process [1], on a 200nm SOI wafer with a 220nm silicon top layer and a 1µm buried oxide layer (Fig. 1a). In a next step 1µm deep ebeam markers were defined and subsequently a 1µm thick TEOS SiO\textsubscript{2} top cladding layer was deposited. Then this SiO\textsubscript{2} layer was planarized and thinned down to 200nm by project partner Tracit using a chemical mechanical polishing process (CMP) (Fig. 1b). The thickness of the remaining SiO\textsubscript{2} layer has to be controlled within +/-10% since it will determine the coupling strength between the III-V optoelectronic devices and the silicon wire waveguides. The short range roughness following the CMP process has to be reduced below 1nm to make the molecular bonding process possible. Following the planarization process, the waveguide wafers are ready for integration with the III-V material. Separate InP-based epitaxial structures were grown for the sources and the detectors. The layers for the sources were growing by INL using an MBE process and contain a tunnel junction to reduce the losses in the device (see [3] for more details). The top surface of the MBE-grown layers has a very low roughness (<1nm) and, in combination with a 10nm ECR deposited SiO\textsubscript{2} layer, allows for direct molecular bonding without further planarization process. The epitaxial layers for the detector were grown using an MOCVD process by TUE. MOCVD grown layers typically have a larger roughness (>2nm), which required deposition of a thicker SiO\textsubscript{2} layer that was subsequently planarized using a CMP process.

Fig. 1 Photonic layer integration process

Following a cleaning and chemical activation process, 9 x 5 mm\textsuperscript{2} large dies of the source and detector epitaxial wafer were bonded on top of the silicon waveguide wafer using a molecular bonding process (Fig. 1c, Fig. 2) by the CEA-LETI team [2]. The temperature during this process was kept below 220°C. The size of the III-V dies is determined by the
application and can vary from 1mm$^2$ to several cm$^2$. Since the dies are unstructured before bonding, precise alignment is not required, allowing for a fast pick-and-place process.

In the next step, the InP substrate of the dies and an InGaAs stop layer were removed using a wet chemical etch process leaving a III-V epitaxial layer stack varying from 500nm to 1µm (Fig. 1d). Following a back-side decontamination process, the wafers were reintroduced in the CEA-LETI 200mm CMOS pilot line and a 150nm SiO$_2$ mask layer was deposited using a 220°C. The mesa-structures for the photodetectors and the sources were defined into this mask layer using ebeam-lithography. The deep markers defined in the first step of the process were used as alignment reference. The hard mask was then etched and the resist was stripped (Fig. 1e, Fig. 2 inset).

Fig. 2 200mm SOI wafer with bonded III-V dies on top. Inset: pattern for detector defined in SiO$_2$ hardmask using ebeam litho and hard mask etching in CEA-LETI CMOS pilot line

Following this step, the 200mm wafers were diced for further processing because at the moment no tools were available for InP-etching on 200mm wafers. The source and detector mesa’s were etched by partners INL and TU/e respectively and finally the structures were planarized and contacts were defined by IMEC (Fig. 1f).

Results

Fig. 3 shows a picture of an array of 8 microdisk lasers before and after (inset) metallisation. Each microdisk laser is individually coupled to underlying silicon wire waveguides, which are subsequently brought together and as a parallel bus wired to a similar array of 8 photodetectors. The 7 x 9 mm$^2$ size cells contained in total 144 microdisk lasers and 264 micro detectors, connected through silicon wire waveguides. The second output of the microdisk lasers was connected to a diffraction grating, for easy characterisation of the sources. Fig. 4 shows the operating characteristics for a microdisk laser with 7.5µm diameter. The threshold current is approximately 550µA. Due to the high thermal resistance, the total output power under continuous wave operation was limited. We believe this can be overcome in future generation devices through the definition of a thermal via through the bonding layer. Under pulsed operation, output powers above 100µW were measured (power coupled into silicon wire waveguide, single sided).

Fig. 3 Arrays of 8 heterogeneously integrated InP microdisk lasers coupled to SOI-waveguide circuits before and after (inset) deposition of the metal contacts.

For the individual detectors we measured a responsivity of 0.3A/W, including the coupling from the silicon wire waveguide. The dark current measured at a 4V reverse bias voltage was 1.6nA. Preliminary measurements also showed operation of a complete link, with light generated from the microdisk sources detected by the microdetectors.

Fig. 4 Operating characteristics of 7.5µm diameter microdisk laser

Conclusion

We proposed and fabricated a photonic interconnect layer through waferscale processes and a fast die-to-wafer bonding process. Operation of electrically contacted microsources, microdetectors and a full optical link were demonstrated.

References

2. L. DiCioccio, ECS conference 2006, Wafer bonding symposium, Cancun, Mexico
3. J. Van Campenhout et al., OFC 2007, Anaheim

This work was supported by the EU through the IST project PICMOS