HIGH-ACCURACY SWITCHED-CAPACITOR TECHNIQUES
APPLIED TO FILTER AND ADC DESIGN

PATRICK JOHN QUINN
Cover design:
different capacitor implementations are shown for various SC circuits; background is a SEM image of the cross-section of a high-density metal filament capacitor in 65nm CMOS.
HIGH-ACCURACY SWITCHED-CAPACITOR TECHNIQUES
APPLIED TO FILTER AND ADC DESIGN

PROEFSCHRIFT

ter verkrijging van de graad van doctor
aan de Technische Universiteit Eindhoven, op gezag van de
Rector Magnificus, prof.dr.ir. C.J. van Duijn, voor een
commissie aangewezen door het College voor
Promoties in het openbaar te verdedigen
op woensdag 13 september 2006 om 16.00 uur

door

Patrick John Quinn

geboren te Dublin, Ierland
Dit proefschrift is goedgekeurd door de promotor:

prof.dr.ir. A.H.M. van Roermund
Samenstelling promotiecommissie:

prof.dr.ir. J.H. Blom (Voorzitter)
prof.dr.ir. A.H.M. van Roermund (Promotor)
prof. ir. A.J.M. van Tuijl (UT)
prof.dr.ir. G.C.M. Meijer (TUD)
prof.dr.ir. P.G.M. Baltus
prof.dr.ir. J.W.M. Bergmans
prof.dr.ir. R.H.J.M. Otten
dr.ir. J.A. Hegt

CIP-DATA LIBRARY TECHNISCHE UNIVERSITEIT EINDHOVEN

Quinn, Patrick J.

NUR 959
Trefw.: geschakelde capaciteiten / elektronische filters / analoog-digitale conversie / CMOS-schakelingen.
Subject headings: switched capacitor filters / analogue-digital conversion / CMOS integrated circuits / mixed analogue-digital integrated circuits.
To Orla, Siobhán, and my parents
Abstract

In this thesis, innovative techniques are proposed as alternatives to traditional switched-capacitor (SC) charge-transfer techniques for the more accurate creation of key functions such as required for analogue signal conditioning and data conversion. Active charge transport with the help of an amplifier is replaced by passive (delta) charge redistribution with reduced dependency on capacitor mismatch and with the amplifier used predominantly for buffering. Orthogonal hardware modulation is used in conjunction with $N$-path filtering, thus achieving very high accuracy, while preventing the problem of pattern noise. A floating-hold buffer is proposed which enables accurate addition of signal voltages without requiring precisely matching and linear components. The new methods have been applied to the design of CMOS SC bandpass filters and algorithmic ADC stages (both cyclic and pipelined). The intrinsic accuracies achieved go beyond those achieved with previous state-of-the-art solutions with a consequent reduction in power for the same speed applications.
CONTENTS

Abstract ix

Contents xi

List of Symbols and Abbreviations xvii
  Symbols xvi
  Abbreviations xix

Chapter 1: Introduction 1
  1.1 Cost-Performance Trade-offs in IC Design 1
  1.2 Modern IC Design Challenges 2
    1.2.1 Digital IC Design Challenges 3
    1.2.2 Analogue IC Design Challenges 4
    1.2.3 Test Challenges 4
    1.2.4 Process and Design Work-Arounds 5
  1.3 Switched Capacitors for analogue Signal Conditioning 5
  1.4 Key Points for High Performance SC Design 6
  1.5 Scope of thesis 7
  1.6 Outline of thesis 7

Chapter 2: Key Concepts for Accurate SC Design 9
  2.1 Orthogonal Design Procedures in Filter and ADC Realizations 9
  2.2 Delta Charge Flow SC Techniques 10
    2.2.1 The Sample-And-Hold Stage: Voltage Buffer 12
    2.2.2 The Delta-Charge-Redistribution Stage: Voltage Down-Scaler 13
    2.2.3 C+C Concept: Voltage Up-Scaler 14
  2.3 The Floating-Hold-Buffer 14
  2.4 Conclusions 15

Chapter 3: SC Amplifier Design at Black-Box Level 17
  3.1 Amplifier Design Considerations 17
Chapter 4: Amplifier Architectures for SC Applications 37

4.1 Review of Amplifier Architectures .............................. 37
   4.1.1 Primary OTA Stages ........................................ 37
      4.1.1.1 Telescopic OTA ........................................ 37
      4.1.1.2 Current Mirror OTA ................................... 39
      4.1.1.3 Folded OTA ........................................... 41
      4.1.1.4 General Conclusions for the Three Primary OTA Stages ........................................ 42
   4.1.2 OTA Cascade Stages ........................................ 43
      4.1.2.1 Pre-buffer Stage ....................................... 43
      4.1.2.2 Pre-gain Stage ....................................... 44
      4.1.2.3 Miller Output Stage .................................. 45
      4.1.2.4 Ahuja Output Stage .................................. 46

4.2 The Dual-Input Telescopic OTA ................................. 48
   4.2.1 The SC Single-Input Telescopic OTA ....................... 49
   4.2.2 SC DITO Architectures ..................................... 50
   4.2.3 Design Considerations ..................................... 52
   4.2.4 Amplifier Noise ........................................... 53
   4.2.5 Signal Range ............................................. 54

4.3 Cascode Frequency Response Design Issues .................... 55
   4.3.1 The Effect of Cascoding on the Closed-Loop Settling Response .................. 55
   4.3.2 Low Frequency Miller Multiplication ....................... 58
   4.3.3 Neutralization ............................................ 59
4.4 Boosting the $g_m$ of a Cascode Stage using Active Feedback ..................... 60
  4.4.1 The RGC with High Frequency Design Considerations ...................... 60
  4.4.2 Reducing Low Frequency Miller Multiplication .............................. 63
4.5 Low Voltage High Frequency RGC Architectures ....................... 64
  4.5.1 Suitability of RGCs for Low Voltage ........................................ 64
  4.5.2 LV RGC using Level Shift Buffers .......................................... 64
  4.5.3 LV RGC using Folded Cascode Voltage Sensing ............................ 65
  4.5.4 LV RGC using Dynamic Biasing ............................................. 66
4.6 OTA DC Gain Improvement using Partial Positive Feedback ............... 67
  4.6.1 OTA Design Strategy ....................................................... 68
  4.6.2 Circuit Implementation of Partial Positive Feedback ...................... 69
4.7 Optimization of SC Settling Response with Inclusion of Feedback Loop Switches .................. 70
  4.7.1 Effect on Settling of Switch Resistance in OTA Feedback Loop .......... 71
  4.7.2 Switch Design Strategy for Speed-up ..................................... 72
4.8 Conclusions ................................................................. 76

Chapter 5: Low-Sensitivity SC BPF Concepts ........................................... 77
  5.1 Sensitivity comparison of SC and CT Filters .................................... 77
  5.2 SC BPF Function Including Hardware Imperfections .......................... 79
  5.3 SC BPF Based on Modified $N$-Path Design Technique ......................... 81
    5.3.1 High-$Q$ BPF Construction ................................................ 81
    5.3.2 $N$-Path Design Issues .................................................... 82
    5.3.3 Modified $N$-Path Technique using Orthogonal Hardware Modulation ... 83
  5.4 Delta Charge Redistribution ($\delta$-$QR$) ....................................... 85
    5.4.1 $\delta$-$QR$ For Filter Design ............................................. 85
    5.4.2 $\delta$-$QR$ vs. QT SC Integrators ....................................... 86
  5.5 $\delta$-$QR$ $N$-path SC BPFs .................................................. 88
    5.5.1 QT SC BPF Via State-Of-The-Art Biquad ................................ 89
    5.5.2 Hybrid $N$-Path SC BPF ($QT/\delta$-$QR$) ................................ 94
    5.5.3 Type I $N$-path SC BPF ($\delta$-$QR$-I) .................................. 98
    5.5.4 Type II $N$-path SC BPF ($\delta$-$QR$-II) ................................ 100
    5.5.5 Performance Comparison of $N$-path SC BPF Stages ..................... 102
  5.6 Conclusions ................................................................. 107

Chapter 6: High-Accuracy $\delta$-$QR$ SC BPF Design and Measurements .......... 109
  6.1 SC Video BPF - the TV Cloche Filter ......................................... 109
    6.1.1 System Level Considerations .......................................... 110
    6.1.2 Design of SC Cloche Filter Circuitry .................................. 113
      6.1.2.1 Filter Architecture ................................................ 113
      6.1.2.2 SC BPF Amplifier .................................................. 117
      6.1.2.3 Common-Mode Feedback .......................................... 118
      6.1.2.4 Chip Layout ..................................................... 119
Chapter 7: ADC Design at Black-Box Level

7.1 ADC Black Box Representation
7.2 Performance Specifications
  7.2.1 Static Error Specifications
    7.2.1.1 Offset and Gain Errors
    7.2.1.2 Differential Non-linearity (DNL)
    7.2.1.3 Integral Non-linearity (INL)
  7.2.2 Dynamic Error Specifications
    7.2.2.1 Signal-to-Noise Ratio (SNR)
    7.2.2.2 Effective Number of Bits (ENOB)
    7.2.2.3 Total Harmonic Distortion (THD)
    7.2.2.4 Spurious Free Dynamic Range (SFDR)
    7.2.2.5 Intermodulation Distortion (IMD)
7.3 Anti-Aliasing Pre-Filter
7.4 Sampling
  7.4.1 Sampling Jitter
  7.4.2 Sample Clock Phase Noise Related to Allowable Sampling Jitter
  7.4.3 Sample Clock Noise Spectrum
7.5 Quantization
  7.5.1 Quantization Noise
    7.5.1.1 Uniform coding model
    7.5.1.2 Long and short coding model
    7.5.1.3 Signal-to-Quantization Noise Ratios
  7.5.2 Quantizer Distortion
7.6 Effective Bits
7.7 ADC Conversion Efficiency
  7.7.1 Minimum SNR Limit
  7.7.2 Minimum Power Limits
Chapter 8: Design Criteria for Cyclic and Pipelined ADCs

8.1 Operation of Cyclic and Pipelined ADCs
  8.1.1 The ADC Algorithm
  8.1.2 Digital Output Decoding

8.2 Accuracy Limitations of Cyclic/Pipelined ADCs
  8.2.1 Lumped Error Model
  8.2.2 Limitations on Static Accuracy
    8.2.2.1 Offset Errors
    8.2.2.2 Capacitor Mismatch Gain Errors
    8.2.2.3 Amplifier Gain Errors
  8.2.3 Limitations on Dynamic Accuracy
    8.2.3.1 Linear and Non-linear Settling Constraints
    8.2.3.2 Thermal Noise

8.3 Pipelined ADC Specific Design Issues
  8.3.1 Design Optimization of Multi-bit Input Stage
  8.3.2 Design Optimization of Scaled Pipelined ADCs
  8.3.3 Estimation of Static Power Consumption of Pipelined ADCs

8.4 Conclusions

Chapter 9: Capacitor Matching Insensitive High-Resolution Low-Power ADC Concept

9.1 The ADC Algorithm Re-visited
9.2 Review of SC Concepts for Analogue Addition
9.3 The Floating-Hold-Buffer for Accurate Analogue Addition
9.4 Implementation of $C+C$ ADC Stage
9.5 Practical Performance Issues
9.6 Conclusions

Chapter 10: High-Accuracy ADC Design and Measurements

10.1 System Overview
  10.1.1 Application Space
  10.1.2 ADC Architecture
  10.1.3 Flexible ADC Sampling Modes
    10.1.3.1 Unipolar Mode
    10.1.3.2 Bipolar Mode
    10.1.3.3 Fully differential mode
  10.2 Proposed Reconfigurable Track-and-Hold
10.2.1 The T&H in Unipolar Mode ........................................ 213
10.2.2 The T&H in Bipolar and Differential Modes. ............... 214
10.2.3 T&H Summary. ................................................ 215
10.3 Proposed Cyclic ADC based on New Concept .................... 215
10.4 Proposed Single-ended OTA with High CMRR ..................... 218
10.4.1 The CMFB Requirement in Single-ended OTAs. ............... 218
10.4.2 A New Current CMFB for the Single-ended Current Mirror OTA ... 220
10.4.3 Influence of Differential Transistor Mismatch on the OTA CMRR ... 223
10.4.4 Experimental Verification .................................... 224
10.5 Low-Reference Comparator ....................................... 225
10.6 Cyclic ADC Fabrication and Measurement Results. ............. 226
10.7 Pipelined ADC Design ......................................... 229
10.8 Conclusions .................................................. 233

Main Conclusions ........................................ 235

Original Contributions ................................... 237

List of Publications and Patents ..................................... 239
Publications .................................................. 239
Patents ...................................................... 241

Bibliography ................................................. 243

Summary .................................................... 251

Samenvatting ................................................ 253

Acknowledgments ............................................ 255

Biography .................................................... 257
List of Symbols and Abbreviations

Symbols

\( A_0 \) Amplifier DC gain
\( B_x \) Spectral bandwidth of \( x \), where \( x \) is RF, IF, or ch (channel)
\( C_{fb} \) OTA external feedback capacitance
\( C_{in} \) OTA external input capacitance
\( C_L \) OTA external load capacitance
\( C_{Lfix} \) Permanently connected amplifier external load capacitance including parasitics
\( C_{sw} \) Switching amplifier load capacitance
\( C_{Eff} \) Effective load capacitance the amplifier sees at its output
\( C_{ox} \) Gate capacitance per unit gate area
\( f_s \) Sampling frequency
\( f_{sig} \) Signal frequency
\( g_m \) The small signal transconductance defined at the bias current
\( L \) Effective gate length of MOST
\( m \) Discrete time variable
\( Q \) Quality factor
\( QT \) Charge transfer (SC circuit), where signal charge is transferred completely from one capacitor to the other through the active intervention of an amplifier
\( r \) Pole radius in \( z \)-domain
\( s \) Laplace frequency variable
\( S \) Scaling factor
\( T \) Sampling period
\( t_{slew} \) Slewing time
\( V_{REF} \) Reference voltage
\( V_{DD} \) Supply voltage
\( V_{on} \) The MOST “on” voltage, or gate over-drive voltage, defined as \( V_{GS} - V_T \), required to keep the MOST biased at the edge of saturation with all voltages and currents fixed at their DC bias levels
\( V_{ds(sat)} \) Defined as \( V_{gs} - V_T \), it is the minimum instantaneous drain-source voltage required
to ensure the MOST stays in saturation

\( V_{\text{margin}} \) Extra voltage safety margin above \( V_{\text{on}} \) to ensure MOST stays biased inside strong saturation - generally, \( V_{ds(sat)} < V_{\text{on}} + V_{\text{margin}} \)

\( v_{\text{sat}} \) Maximum charge carrier velocity in silicon \( (1.1 \times 10^5 \text{ m s}^{-1}) \)

\( V_{T_p} \left( V_{T_n} \right) \) Threshold voltages for PMOSTs(NMOSTs) - note \( V_{T_p} \) is assumed to be positive

\( W \) Effective gate width of MOST

\( X_Y \) DC bias value of \( x \), with \( y \) the descriptor - \( x \) is generally a current, \( i \), or a voltage, \( v \)

\( x_y \) AC value of \( x \) with \( y \) a descriptor

\( X_y \) Total instantaneous value of \( x \), where \( X_y = X_Y + x_y \)

\( z \) \( z \)-domain frequency variable

\( \beta_{fb} \) Closed loop amplifier feedback factor

\( \delta_Q \) Delta charge flow technique referring to a new class of SC circuit

\( \delta_{QR} \) Delta charge redistribution

\( \varepsilon_s \) Static settling error resulting mainly from finite amplifier DC gain

\( \varepsilon_{dl} \) Dynamic settling error resulting mainly from finite amplifier bandwidth

\( \varepsilon \) Total combined settling error of a SC circuit at the end of a clock period

\( \varphi_x \) Defines a clock phase \( x \)

\( \gamma \) Attenuation factor due to capacitive division from the signal input of a SC circuit to the differential input of the OTA

\( \kappa \) Ratio of OTA output parasitic capacitance to its input parasitic capacitance

\( \mu_{\text{eff}} \) Effective inversion layer charge carrier mobility, including the effect of vertical field mobility degradation

\( \mu_0 \) Inversion layer charge carrier mobility, when low vertical field (typically, \( 5 \times 10^{10} \mu \text{m}^2 \text{V}^{-1} \text{s}^{-1} \))

\( \theta \) Process dependent factor inversely proportional to the oxide thickness (typically, \( 24 \text{Å} / d_{\text{ox}} \text{V}^{-1} \))

\( \sigma(\Delta X) \) Standard deviation of \( \Delta X \)

\( \tau \) Time constant of linear step response

\( \omega_{cl} \) Closed loop bandwidth in radians/s

\( \omega_{ol} \) Open loop bandwidth in radians/s

\( \omega_r \) Radial transition frequency

\( \omega_u \) Unity gain radial frequency, where the gain of the amplifier is reduced to 1

\( \parallel \) In parallel with (used for parallel combinations of resistors or capacitors)
Abbreviations

ADC  Analogue-to-digital converter
ASD  Analogue sampled data
ASIC Application specific integrated circuit
ATE  Automatic test equipment
BIST Built-in-self-test
BPF  Bandpass filter
CAD  Computer aided design
CMFB Common mode feedback
CMRR Common mode rejection ratio
DAC  Digital-to-analogue converter
DEC  Digital error correction
DITO Dual-input telescopic OTA
DNL  Differential non-linearity
DS   Double sampling
ENOB Effective number of bits
FD   Fully differential
FOM  Figure of merit
FPGA Field programmable gate array
FS   Full scale (of ADC)
GBW  Gain-bandwidth (defined in radians per second)
HF   High frequency
HPF  Highpass filter
IC   Integrated circuit
IF   Intermediate frequency
IMD  Intermodulation distortion
I/O  Input/output interface
INL  Integral non-linearity
IP   Intellectual property (block)
ITRS International Roadmap for Semiconductors
LF   Low frequency
LHP  Left half s-plane
LHS  Left hand side
LPF  Lowpass filter
LSB  Least significant bit
MDAC Multiplying DAC
MOST MOS transistor
MSB  Most significant bit
OHM  Orthogonal hardware modulation
OSR  Oversampling ratio, $f_s/f_{\text{sig}}$
<table>
<thead>
<tr>
<th>Symbol</th>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>OTA</td>
<td>Operational transconductance amplifier</td>
<td></td>
</tr>
<tr>
<td>PM</td>
<td>Phase margin (in degrees)</td>
<td></td>
</tr>
<tr>
<td>PSRR</td>
<td>Power supply rejection ratio</td>
<td></td>
</tr>
<tr>
<td>PVT</td>
<td>Process, voltage supply and temperature variations</td>
<td></td>
</tr>
<tr>
<td>RF</td>
<td>Radio frequency</td>
<td></td>
</tr>
<tr>
<td>RGC</td>
<td>Regulated cascode - this term is used interchangeably with the term active feedback cascode</td>
<td></td>
</tr>
<tr>
<td>RHP</td>
<td>Right half s-plane</td>
<td></td>
</tr>
<tr>
<td>RHS</td>
<td>Right hand side</td>
<td></td>
</tr>
<tr>
<td>RMS</td>
<td>Root mean square</td>
<td></td>
</tr>
<tr>
<td>S&amp;H</td>
<td>Sample-and-hold</td>
<td></td>
</tr>
<tr>
<td>SNR</td>
<td>Signal-to-noise ratio</td>
<td></td>
</tr>
<tr>
<td>SC</td>
<td>Switched-capacitor</td>
<td></td>
</tr>
<tr>
<td>SE</td>
<td>Single-ended</td>
<td></td>
</tr>
<tr>
<td>SEM</td>
<td>Scanning electron microscope</td>
<td></td>
</tr>
<tr>
<td>SiP</td>
<td>System in package</td>
<td></td>
</tr>
<tr>
<td>SITO</td>
<td>Single-input telescopic OTA</td>
<td></td>
</tr>
<tr>
<td>SoC</td>
<td>System-on-a-chip</td>
<td></td>
</tr>
<tr>
<td>SR</td>
<td>Slew rate</td>
<td></td>
</tr>
<tr>
<td>SS</td>
<td>Single sampling</td>
<td></td>
</tr>
<tr>
<td>T&amp;H</td>
<td>Track-and-hold</td>
<td></td>
</tr>
<tr>
<td>VHF</td>
<td>Very high frequencies</td>
<td></td>
</tr>
<tr>
<td>VLSI</td>
<td>Very large scale integration</td>
<td></td>
</tr>
</tbody>
</table>
CHAPTER 1

INTRODUCTION

Silicon technology, and in particular some variant of CMOS, will be around for many years to come [1],[2]. CMOS is the most appropriate technology for implementation of single-chip solutions, not just because of the ease of combination of RF, analogue, and digital circuits on one substrate but because of the extensive range of intellectual property (IP) available. Analogue processing will always be on chip because of the ever present need of a digital-signal-processor (DSP) to interact with the real analogue world. For example, some 70% of all microcontroller revenue is generated by microcontrollers containing embedded analogue-to-digital converters (ADC) with a resolution of 8-bits or more [9]. Indeed, analogue-digital interfaces are rapidly becoming the performance bottle-neck to the advancement of system-on-a-chip (SoC) solutions in leading-edge CMOS processes. Moore’s Law has come to mean that the number of transistors on the same size chip doubles every two years [4] (originally every three years[3]). DSP capability has, indeed, increased by two orders of magnitude in the past decade. On the other hand, ADC resolution, for each application frequency range, has increased by only 2-bits in the same period of time! [5]. Thus, the major analogue IC design challenges are still in the area of analogue-to-digital conversion (ADC) and accompanying analogue signal conditioning circuitry [6]. There continues to be a disparity between what ADCs can deliver and what integrated digital-signal-processing systems demand. According to the latest 2005 ITRS perspective, at the current rate of ADC evolution, it will take another 22 years before present day all digital receivers can be fully integrated [8]!

1.1 Cost-Performance Trade-offs in IC Design

The product and/or chip architect needs to adopt appropriate techniques to get the best cost-performance trade-off using the latest available combination of user/market data, technology and best design practices. The product is only viable at a certain cost. For that cost, a minimum combination of user features must be integrated which meet a minimum performance specification.

There is a reciprocity at work in the relationship between cost and performance. For this
reason, cost is placed at the nucleus of the diagram of Fig. 6.1, while performance is represented by the outer bands. Three unique bands are identified which define the processes at work in the definition phase of a new chip product. At each level, there are trade-offs that inter-play at that level. The outer band is the user- or, indeed, human-interface ring in which issues such as functionality, product specification, innovation and time-to-market are predominantly in the hands of the people engaged in the design. The middle ring represents the technologies available for implementation of the product definition distilled out of the outer ring. Finally, the inner ring represents the fundamental design space trade-offs (namely power, speed, accuracy and die area [10]) which are required to be combined in some optimal way to ultimately create a chip product to specification which is cost efficient.

A specific example of the cost-performance trade-off is in the area of IC technology. As technology shrinks, overall digital performance improves (but at the cost, for instance, of new process development, increased power density, increased leakage, etc.), while analogue performance deteriorates. CAD tools need to be updated to cope with the extra complexity and demands of each technology generation and transistor and interconnect models need to be updated with the new process parameters before complex VLSI design can be undertaken. Hence, a sweet-spot needs to be found per product per technology generation for the best balance between cost and performance.

1.2 Modern IC Design Challenges

There is a major drive to single chip solutions for system implementations of many diverse mixed-signal consumer and telecommunications products. These days, it is neither economical, nor indeed robust design practice, to have critical components, such as analogue-to-digital converters (ADCs), filters and digital-to-analogue converters (DACs) off-chip. The first billion transistor chips are coming on to the mass consumer market. This rapid evolution is being fuelled by the rapid advance of deep sub-micron CMOS technologies through aggressive scaling according to Moore’s Law [4], [11].

Continual improvement in overall performance of digital VLSI is the driving factor to continual CMOS technology scaling (with scaling factor $S$). The most direct improvements are:

- Lower cost per transistor - with $\sim S$ - (although transistor density increases with $1/S^2$, wafer processing costs also go up by $\sim 1/S$ per generation);
- More transistors per unit area - with $\sim 1/S^2$;
- Lower power consumption per digital function per unit load - with $\sim S^2$ (mainly due to voltage scaling);
- Higher speed - with $\sim 1/S$ (mainly due to capacitor down-scaling, lower threshold voltages, and lower resistance interconnect).

There are, however, significant limitations to device scaling which are already beginning to impact current CMOS processes (90nm, 65nm). The ability to scale down the lithography through ever smarter mask creation techniques is not at issue. The main concern is the fundamental ability of transistors to continue to operate properly with continued scaling [12]. This affects digital and analogue IC design in different ways.
1.2. Modern IC Design Challenges

1.2.1 Digital IC Design Challenges

The main challenges in digital IC design come from continued process scaling and these are summarized in the following bullet points:

- One of the major issues for continued digital scaling is soft errors, where the energy stored on a gate is continually scaling to such an extent that extraneous high-energy particles can simply discharge it. Error correction can help alleviate this but at the cost of extra resources and power dissipation.

- Another issue is gate leakage through the inability of a transistor to fully switch off with lowering supply voltages (due to the reducing threshold voltages required to compensate for reduced switching speed with lower supplies), as well as gate leakage caused by the reduction of the thickness of the gate-oxide.

- Power density is increasing with every new technology generation [12]. Increasing transistor densities means that designers can place more functionality on chip every generation. Increased transistor leakage also means that a chip wastes more power in idle mode. Chip area is also increasing per generation due to improved wafer processing. 300mm wafers are now standard for the latest commercially available 65nm technology,
so that die sizes of greater than 1cm$^2$ are now easily manufacturable [11]. Hence, increased chip area, combined with increased power density, means that total SoC power is increasing at the rate of 50-100% per CMOS generation [13]. While the overall system/board level solution can have a dramatic reduction in power consumption through the continued integration of key functions on chip, the increased power consumption on chip reduces chip reliability.

- Electromigration (EM) deserves a mention, where decreasing metal width causes increasing current density (with $1/S$) which can cause interconnect to break.

### 1.2.2 Analogue IC Design Challenges

The analogue designer must usually make do with a CMOS process crafted for digital performance. Only the second point from the previous section is a main point of concern for integrated analogue circuits when subject to device scaling. While high performance digital circuits require switches to be fast with leakage a secondary (power) concern, analogue circuits must have both fast and low-leakage switches. In analogue circuits, gate and drain leakage currents contribute to static power consumption and leakage from sampling capacitors. This leakage current corrupts sampled signals, degrading analogue performance. The primary concern, though, for analogue IC design, is the scaling of supply voltage that accompanies device scaling [7]. This has a number of detrimental consequences:

- While digital power consumption reduces quadratically with supply voltage, analogue power consumption increases linearly with supply voltage for the same operating precision [section 7.7.2].

- Transistor gain reduces for a given aspect ratio and given $V_{\text{margin}}$. The obtainable gain of the MOS transistor is a factor $\sim S$ per generation smaller than predicted using the square-law model [14], [15]. This is primarily due to the lowering of the output resistance from short channel effects, whereas transconductor efficiency $\left( g_m/I_{ds} \right)$ doesn’t change much. Note that new wafer processing techniques, such as strained silicon, can offset this effect somewhat.

- Dynamic range reduces, on the one hand because of reduced headroom, and on the other hand because of increased noise (greater device thermal and flicker noise - due mainly to smaller physical sizes - and greater digital noise coupling from faster clock rates), as well as increased device non-linearity.

- Although component matching improves due to the more accurate lithography of each technology generation, it does not directly track the accompanying lowering of supply voltage. Hence, mismatch-induced offsets become an increasing fraction of signal levels, causing a reduction in circuit reliability.

### 1.2.3 Test Challenges

Test is becoming an increasingly important constituent, and in many cases a gating item, of the overall cost-performance design space for large scale VLSI SoCs. The cost of test does not directly scale with process technology, die size, nor pin count [7]. The use of traditional exter-
nal test methods on automatic test equipment (ATE) is becoming less feasible for SoC devices, since such SoCs have only a limited number of I/O (input-output interfaces) while more and more IP cores are being co-integrated on the same die.

To help improve testability, Design for Test (DfT) methodologies are becoming an inherent part of the IC design process which require consideration at the outset of product planning [17]. While DfT for digital test is firmly established, DfT for mixed-signal test remains a challenge. One approach is model based testing [18] which relies on reduced performance testing of mixed-signal blocks and then extracting complete test information through making use of established models of the analogue block architectures. Another approach is built-in-self-test (BIST), in which mixed-signal parts of the SoC effectively test themselves and create test histograms which can be read from user-defined test registers by a JTAG bus interface to the ATE. Indeed, the value proposition of BIST is becoming more attractive as the cost of implementing complex hardware solutions on chip gets cheaper. Smart on-chip BIST [P.17] can offer a way forward for testing complex mixed-signal SoCs which can help alleviate the conflicting requirements of shorter test times and increasing test accuracies per mixed-signal function (especially embedded data converters). ASICs require the implementation of dedicated hardware routines for the sake of BIST. On the other hand, programmable general purpose chips, such as DSPs and FPGAs, can make use of their own re-programmable resources to implement very complex test routines for both digital and mixed-signal BIST just for the purposes of speeding up final test.

1.2.4 Process and Design Work-Arounds

Experts are no longer declaring that CMOS will soon hit a brick-wall [4] because every time this appears to be the case, both process and chip designers innovate their way past the current set of barriers. Process improvements include low-\(k\) dielectric, for reduced interconnect capacitance and increased device efficiency \((g_m/I_{ds})\), strained silicon, etc. Process work-arounds include self-adaptive silicon with intelligent voltage regulation of moated n-wells and p-wells, as well as power supplies, in order to “centre” the silicon for the device specification (e.g. [P.31]). Design work-arounds include error-correction, self-calibration, smart power-down, sleeper transistors, etc.

The increasing cost of manufactured CMOS devices means that extra process options, such as thick-oxide devices and moat isolation, add relatively little to the overall cost. Such extra options are now standard on all leading-edge CMOS processes. In this way, advanced innovative integrated analogue circuitry can co-exist with the latest deep-submicron digital circuitry on the one substrate (e.g. Xilinx 65nm mixed-signal SoC, Chapter 10). Not just sensitive analogue circuitry but digital circuitry too benefit from improved performance and reliability. Indeed, most digital ICs need to interface with the real analogue world, which require I/O to work at a voltage much higher than present day digital transistors allow (e.g. 2.5V I/O but 1V transistors: V5). Alternative solutions can be implemented in the packaging arena using System-in-a-Package (SiP) solutions, where a leading edge digital die co-exits with a mixed-signal die from an older technology either on the one package substrate, or as stacked dice. SiP
solutions are still very expensive when compared to dual-oxide, moated leading-edge digital processes.

1.3 Switched Capacitors for Analogue Signal Conditioning

Switched capacitor (SC) analogue sampled-data-processing is a proven excellent candidate for implementing critical analogue functions before entering the digital-signal-processing domain in an embedded mixed-signal environment. SC circuits, for embedding in digital VLSI, are attractive for a number of reasons:

- Implementation is fully compatible with modern digital CMOS, requiring just:  
  - Amplifiers (whose only requirement is to reach end-values between clock transitions, so that non-linearities are tolerable: DC gain and bandwidth are the key parameters - see Chapter 4);  
  - Capacitors (metal interconnect capacitors are sufficient in most cases);  
  - Clocked switches.
- Accuracies of key parameters depend on a stable clock frequency (primary parameters) as well as capacitor ratios (secondary parameters) and remain accurate with temperature and aging.
- Easy migration to the latest CMOS processes with only limited small signal parameters and matching data necessary.
- Benefit from technology down-scaling by virtue of the linear down-scaling of capacitors, even if a thick-oxide technology option is used alongside the thin-oxide digital.
- No tuning required.
- Re-configurability and re-programmability which can co-function with re-configurable logic.
- Analogue memory and accurate long time-constants.
- Easier functional self-testing, more aligned to digital functional self-test than pure analogue self-test.

1.4 Key Points for High Performance SC Design

SC circuits come in many forms but a number of key design points should be followed to ensure that the chosen implementation has low distortion and low power and is area efficient, robust, and sufficiently accurate. This is especially important for high-performance SC band-pass filters and SC based Nyquist-rate ADCs which aim to squeeze the best out of the IC process. The main points to consider are summarized here:

- Parasitic-insensitive configurations should always be chosen.  
  - Configurations centred around closed loop amplifiers are key to achieving this.  
  - Avoid transfer dependency on top/bottom plate capacitors, as well as amplifier input and output capacitance.  
- No signal-dependent charge-feedthrough or clock-feedthrough on to signal capacitors.
1.5. Scope of thesis

- Balanced differential design and early clocking (e.g. early switching of amplifier input nodes) are key to achieving this.
- Single charge transfer between stage input and output.
- Avoid serial connection of capacitors and/or amplifiers. Use parallelization where possible.
- Circuit configuration should not change with clock phase.
- With no clock phase dependency, the circuit can be optimized to operate in one configuration only.
- Avoid continuous-time paths via the amplifier between SC block input and output.
- For accurate bandpass filters, the sample clock should be used to determine the centre frequency \( f_0 \), whereas a simple capacitor ratio should be used to determine the \( Q \).
- The clock is the highest accuracy design parameter in the system, so that it alone should set the most critical specification, i.e. \( f_0 \). The next most accurate design parameter is capacitor matching so that this should be used to determine the next most critical specification, the \( Q \).
- Maximize amplifier settling time to full sample clock period through the use of double-sampled or \( N \)-path techniques.
- Optimize SC circuit configuration such that amplifier feedback factor can be maximized and amplifier loading can be minimized - this ensures power efficiency.
- Create error budget and distribute over all error sources such that no one error dominates
  - Establish all static and dynamic error sources (see presentation in section 8.2.1).
  - Establish critical specifications which must be achieved, e.g. \( f_0 \) accuracy, signal range, linearity, noise, etc.
- Include all interface circuitry in final modelling and simulation, especially reference generation, bias circuitry, clock circuitry, etc.
- Simulations should be done across PVT corners and include full RC extraction with Monte-Carlo analysis.

1.5 Scope of thesis

Conventional SC circuit techniques are primarily limited in accuracy by a) capacitor matching and b) the accuracy with which a differential amplifier can squeeze charge from one capacitor to another in a given time frame, usually one sample-clock period. Alternative strategies to such conventional SC approaches that achieve higher accuracy is the main focus of this thesis. The techniques proposed are analogue based and enable the achievement of more accurate system specifications than previously possible. The new techniques are just as amenable to further digital accuracy enhancement via calibration and/or correction as traditional methods. Two application areas are explored in the course of this thesis for exploitation of the proposed techniques, viz. SC filters and algorithmic ADCs - both cyclic and pipelined. Furthermore, efficient system level design procedures are explored in each of these two areas.
1.6 Outline of thesis

The main ideas used to achieve high-accuracy in SC design are introduced in Chapter 2. Orthogonal design procedures in SC filter and ADC design are introduced. Proposed delta-charge-flow SC techniques are presented at conceptual level and compared against traditional charge-transfer approaches.

The next two chapters deal with the design of amplifiers for SC applications. Chapter 3 presents SC amplifier design at black-box level and homes in on the specific aspects of amplifier design for SC circuits. Chapter 4 examines amplifier architectures and explores design strategies suitable for SC applications.

Chapters 5 and 6 are dedicated to SC filter design. The concepts of orthogonal hardware modulation and delta-charge-redistribution are exploited in Chapter 5 for the design of low-sensitivity and high-accuracy SC bandpass filters. Reduced sensitivities of centre frequency and quality factor to component mismatch is demonstrated and evaluated for the proposed bandpass filters. The realizations of SC bandpass filters in standard CMOS, making use of the concepts developed in Chapter 5, are presented in Chapter 6. Very high accuracies going beyond previous state-of-the-art proposals are demonstrated for TV and radio applications.

The following four chapters are allocated to ADC design with special emphasis placed on the contributions of the proposed concepts to improved ADC performance. Chapter 7 deals with ADC design at black-box level. Models are presented to aid ADC analysis, while minimum theoretical and practical power limits are derived in terms of conversion accuracy and sample rate. Chapter 8 is devoted to the detailed analysis of algorithmic ADCs, both cyclic and pipelined. The effects of errors on the ADC transfer are demonstrated and error bounds derived. The improved overall performance of a pipelined ADC through the use of hardware scaling and a multi-bit front-end stage is analyzed. A model is proposed to estimate the power per stage and overall power consumption of a pipelined ADC. A new implementation for algorithmic ADCs, both cyclic and pipelined, is proposed in Chapter 9. The realization of the floating-hold-buffer is developed and applied to the creation of a new 1.5-bit stage which is the key component of these ADCs. Overall improved performance, including reduced sensitivity to capacitor mismatch, compared to traditional algorithmic ADC design methods is demonstrated. Chapter 10 presents practical realizations of ADC circuits based on the new methodologies. A 12-bit algorithmic ADC requiring no calibration or correction or compensation routines is developed. Included in the ADC system is a versatile track-and-hold based on the floating-hold-buffer, which can handle a number of different types of analogue inputs and transform them into a differential sampled-data signal for further processing by the core ADC. The ADC is embedded in 65nm CMOS in a complex SoC and proven to be very robust. Two pipelined ADCs with hardware scaling have been designed with two separate specifications, namely high-accuracy, medium-speed and medium-accuracy, high-speed.

Finally, in Chapter 11, general conclusions are drawn based on the work of this thesis.
Chapter 2

Key Concepts for Accurate SC Design

Analogous to noise, it is possible to improve matching by increasing the areas of the devices to be matched [16]. In contrast to noise, though, it is possible to achieve accuracy beyond the effective matching of components through either a) trimming, b) calibration, or c) innovative circuit techniques. This final option is explored in this thesis in the area of switched-capacitor (SC) design, where the primary block specification is not allowed to be dependent on simple component matching only (here signal capacitors). Two areas are chosen to demonstrate this, viz. high-accuracy bandpass filter (BPF) design and high-accuracy analogue-to-digital converter (ADC) design. For BPFs, the centre frequency $f_0$ is the primary specification, followed by the $Q$-value. For the widely used algorithmic ADCs (i.e. the cyclic and pipelined ADCs), the primary block specification is the accuracy with which the functions $\times 2$ and $\pm V_{ref}$ can be realized. The accuracy of realization of these key functions determines the accuracy of the whole ADC (see Chapter 8).

The ability to achieve higher functional accuracy beyond the accuracy of component matching alone through improved analogue means (c), has a direct knock-on effect in lower cost and lower power and area compared to (a) and (b) above. Note that digital calibration means is not advocated against here. Instead, it is advocated that analogue innovation needs to be explored first to obtain a reasonable solution before digital calibration needs to be employed. Undoubtedly, digital calibration will play an increased role in improved overall performance but generally speaking, for any given technology, an analogue solution to an analogue problem will outweigh a digital solution to an analogue problem. The analogue solutions should be portable across process generations and not rely on the vagaries of the particular process the circuits are designed in. In this respect, the solutions presented here for SC design are as portable from technology generation to generation as conventional SC techniques.

The main techniques used to achieve high-accuracy in SC BPF and ADC design are explored at conceptual level only in this chapter. This sets the scene for the rest of the thesis.
2.1 Orthogonal Design Procedures in Filter and ADC Realizations

Orthogonality in the design process is defined by breaking the system design down into relatively independent sub-designs, or indeed problems to be solved, which when taken together give rise to an optimal overall system solution. Orthogonality in the design flow is exploited in each of the main application areas for high-accuracy SC design, namely filter (Chapter 5) and ADC design (Chapter 9).

In SC filter design, a unique design method, namely orthogonal hardware modulation, can be used in conjunction with N-path techniques as a means of preventing pattern noise [P.5]. Basically, the number of paths N is derived independently of the filter order n. An optimal choice is motivated by a trade-off between speed/power/area, on the one hand, and the avoidance of in-band artefacts, on the other hand, resulting from practical implementation issues such as path mismatch and clock feedthrough.

In ADC design, a method is devised which, to the first order, avoids transfer imperfections resulting from capacitor mismatch [P.6]. Such imperfections are inherent in contemporary SC ADC approaches in which the core functions of signal multiplication and reference subtraction depend on capacitor ratios and the accuracy with which charge can be actively transferred between capacitors. The method devised in this thesis depends on breaking the ADC function down into simple independent constituent parts, namely simple addition of the input signal (to replace multiplication), as well as the application of reference subtraction through simple level shifting independent of capacitor ratios, or indeed absolute capacitor values [P.10]. The contemporary approach is to use active transport of signal charge between capacitors to achieve the same functionality.

2.2 Delta Charge Flow SC Techniques

Delta Charge Flow (δ-Q) SC techniques provide a means for implementing basic analogue functionality using SC techniques more accurate than contemporary charge transfer (QT) SC techniques [19]. Pure δ-Q SC circuits do not require charge transfer from signal capacitor to signal capacitor via the amplifier virtual earth node. Instead, only a delta charge δQ flows in the virtual earth node of the amplifier due to the presence of parasitic capacitors at the amplifier input terminals [P.23]. If no parasitic capacitors were present, the amplifier would behave like an ideal buffer. On the other hand, for QT type SC circuits, charge is completely transferred from one signal capacitor to another signal capacitor via the virtual earth node of the amplifier. This signal charge transfer Q is combined with the parasitic charge transfer δQ present in δ-Q circuits.

A simple representative example of each type of circuit is depicted in Fig. 2.1. The most basic example of a QT SC circuit is shown in Fig. 2.1(a) for the implementation of a sample-and-hold (S&H) stage (with non-overlapping clocks clk1 and clk2 of period T). At the end of each clk1 transition, a charge packet of value $Q[mT] = C_1 \cdot V_{in}[(m - \frac{1}{2})T]$ is transferred from input capacitor $C_1$ to the amplifier feedback capacitor $C_2$. An output voltage of $V_{out}[mT] = \frac{C_1}{C_2} \cdot V_{in}[(m - \frac{1}{2})T]$ is developed, which is a sampled and delayed version of the
input signal available for processing by the following SC stage. The circuit block transfer is dependent on the ratio of capacitors \( \left( C_1, C_2 \right) \), which are designed to be of nominally equal value for the most accurate transfer of unity gain. The most basic example of a \( \delta-Q \) SC circuit is shown in Fig. 2.1(b) which again implements a S&H stage. The sampled output voltage \( V_{out} \left[ mT \right] = V_{in} \left[ \left( m - \frac{1}{2} \right) T \right] \) is developed independently of either the capacitance values or matching of any signal capacitors.

The \( \delta-Q \) SC circuits can be defined by the following three key characteristics:

1) When needed (e.g. filter design, section 2.2.2), primary signal charge transport occurs via passive charge redistribution between signal capacitors without the aid of an active element, namely an amplifier;

2) Secondary charge transport \( \delta Q \) via the amplifier virtual earth node is only to compensate for charge imbalance caused by the presence of unavoidable parasitic capacitors at the signal capacitors top and bottom plates and amplifier input terminals;

3) Amplifier is used primarily to provide a buffered output signal commensurate to the voltage spanning some combination of signal capacitors.

Since \( QT \) SC circuits, by their very nature, contain signal capacitors connected between the amplifier inputs and external low impedance nodes (e.g., amplifier outputs or reference grounds), the amplifier needs to work much harder in the case of \( QT \) circuits compared to their \( \delta-Q \) equivalents due to the smaller amplifier feedback factor \( \beta_{fb} \). For example, \( \beta_{fb} \) for the \( QT \) S&H of Fig. 2.1(a) is about half that of the \( \delta-Q \) equivalent, Fig. 2.1(b). The \( QT \) stage is very flexible, though, in that all the functions of buffering, voltage down-scaling and voltage up-scaling can be carried out by one and the same stage, namely Fig. 2.1(a). On the other hand,
the basic $\delta$-$Q$ S&H buffer stage needs to be modified considerably in order to implement either voltage down-scaling or up-scaling.

Both $\delta$-$Q$ and $QT$ SC techniques use bottom plate sampling\(^1\) with early clocking, while all the other usual techniques for incremental accuracy improvement such as charge compensation [20], [21], double-sampling and various low voltage techniques like switched-opamp [22] are just as applicable to $\delta$-$Q$ type structures as $QT$ structures. Hence, these adaptations will not be entered into in this thesis, since they are well covered in the literature and give the same incremental accuracy improvements in both cases. Instead, $\delta$-$Q$ SC techniques are an example of disruptive innovation for accuracy improvement in that they don’t rely on the further refinement of existing ($QT$) techniques.

Three sub-classes of $\delta$-$Q$ SC circuit can be identified according to the function they perform, namely the sample-and-hold buffer stage, delta-charge-redistribution stage and $C + C$ stage. Each such sub-class is explained briefly at conceptual level in the following.

### 2.2.1 The Sample-And-Hold Stage: Voltage Buffer

This circuit stage, Fig. 2.1(b), has been presented in the previous paragraph as the most basic example of a $\delta$-$Q$ SC stage. It is not new and is well explored in the literature [23], [24], and as such won’t be discussed further in this thesis. Essentially, on one clock period, capacitor $C$ switches to sample the input signal voltage $V_{in}$, while on the other clock period, $C$ switches into the feedback loop of the amplifier. The amplifier maintains the voltage on the capacitor despite the presence of parasitic capacitance at each capacitor node and the connection of a

---

\(^1\)Bottom-plate sampling is often used in SC design to reduce distortion from sampling. It is demonstrated in Fig. 2.2 as a part of a larger SC network, in which the bottom-plate (large parasitic capacitance) is shown thicker than the top-plate (small parasitic capacitance). The bottom-plate switch to $V_{in}$ is of much larger size than the switches to the top plate in order to guarantee a low switch resistance across the full input signal range. Consequently it contains much channel charge which is signal dependent. At the point of sampling, the bottom-plate capacitance of $C_1$ is charged to $V_{in}$, while the top-plate is charged to the common-mode reference voltage $V_{cm}$. The top-plate is firstly disconnected on $clk1e$, then the bottom-plate on $clk1$. Hence, the signal capacitor $C_1$ is allowed to float while $V_{in}$ is being disconnected. This prevents signal-dependent charge injection from the bottom-plate switch entering $C_1$. Thus, $V_{in}$ is preserved on $C_1$ after sampling. Note that since on the following phase, the top plate of $C_1$ is connected to the high impedance gate of a differential-pair at the amplifier input, this gate should also be pre-charged to $V_{cm}$ on $clk1e$ before the top-plate of $C_1$ connects to this gate on the following clock phase $clk2e$. 

![Diagram](image-url)  
**Fig. 2.2** Illustration of bottom-plate sampling in part of a SC circuit.
load capacitor at the amplifier output. The held output voltage neither depends on the ratio of
signal capacitors nor indeed on the parasitic nodal capacitors.

2.2.2 The Delta-Charge-Redistribution Stage: Voltage Down-Scaler

The delta-charge-redistribution (δ-QR) stage provides a means of signal voltage down-scaling
through passive charge sharing between signal capacitors connected in parallel [P.23]. Active
charge transfer in QT SC filters is replaced by passive charge redistribution in δ-QR SC filters.
It is demonstrated at conceptual level in Fig. 2.3(a). Signals $V_1$ and $V_2$ are initially sampled on
to capacitors $C_1$ and $C_2$, respectively. Subsequently, the capacitors are placed in parallel and
their charge is combined. The combined signal charge, initially sampled on to each of capaci-
tors $C_1$ and $C_2$, is subsequently redistributed between $C_1$ and $C_2$ according to their relative
capacitance values. The output voltage is:

$$V_{\text{out}} = \frac{C_1V_1 + C_2V_2}{C_1 + C_2}$$
Note that $V_1$ and $V_2$ can be any signals with any delay.

An example of the application of $\delta$-$QR$ techniques can be found in SC filter design. For example, a recursive SC filter can be created by replacing $V_1$ by $V_{in}$ and $V_2$ by a single clock delayed version of $V_{out}$. Hence, in the $z$-domain, and assuming one clock transfer delay, (2.1) becomes:

$$V_{out}(z) = V_{in}(z) \cdot z^{-1} \cdot \frac{C_1}{C_1+C_2} + V_{out}(z) \cdot z^{-1} \cdot \frac{C_2}{C_1+C_2}.$$  

This reduces to:

$$\frac{V_{out}(z)}{V_{in}(z)} = \frac{C_1}{C_1+C_2} \cdot \frac{z^{-1} \cdot \frac{C_2}{C_1+C_2}}{1 - \frac{C_2}{C_1+C_2} \cdot z^{-1}},$$

which is the transfer of a first order lowpass filter. The gain at DC is guaranteed to be unity and is not dependent on capacitor ratios. In fact, a key characteristic of $\delta$-$QR$ SC filters, in general, is that the transfer gain is unity at the filter centre frequency (which translates to DC for a low-pass filter).

The main problem with a practical realization of Fig. 2.3(a) is the presence of parasitic capacitance at the top and bottom signal capacitor plates and at the amplifier input terminals. This gives rise to an unpredictable result, since the parasitic capacitor values will appear in the transfer equation of (2.3). So although the $\delta$-$QR$ concept is right for filter design, a parasitic insensitive implementation is needed and this forms the subject matter of Chapters 5 and 6.

### 2.2.3 C + C Concept: Voltage Up-Scaler

The $C + C$ stage provides a means for signal addition through the serial combination of signal carrying capacitors [P.6]. It is demonstrated conceptually in Fig. 2.3(b). Again, signals $V_1$ and $V_2$ are initially sampling on to capacitors $C_1$ and $C_2$, respectively. These capacitors are then placed in series and a buffer used to read the voltage spanning both capacitors to create a simple addition. If the same signal is sampled on to each of $C_1$ and $C_2$, then a signal multiplication by two is possible. Via this intuitive illustration of concept, it is already possible to demonstrate how capacitor mismatch has little effect on the signal addition or signal doubling operations of the $C + C$ SC circuit. However, the presence of parasitic nodal capacitors diminishes the practicality of the solution of Fig. 2.3(b). Instead, parasitic insensitive solutions will be developed later in the thesis. An example of the application of the $C + C$ concept is in algorithmic ADC design (cyclic and pipelined) where very high intrinsic accuracy is achievable [P.9].

### 2.3 The Floating-Hold-Buffer

The floating-hold-buffer, [P.6], [P.7], is a fundamental building block which implements the following function:

$$V_{out} = V_{in} + V_{hold}.$$  

(2.4)
2.4 Conclusions

Applications requiring such a function, for instance, are high accuracy ADCs and re-configurable track-and-holds of the form proposed in this thesis. Consider the conceptual implementation shown in Fig. 2.4. The hold voltage \(V_{\text{hold}}\) is initially sampled on to capacitor \(C\) and \(C\) is subsequently placed in series with a signal source \(V_{\text{in}}\) and buffered to form the output. Unfortunately, due to the presence of the input nodal parasitic capacitance \(C_{\text{par}}\) - see Fig. 2.4 - the circuit delivers the following modified version:

\[
V_{\text{out}} = \left(V_{\text{in}} + V_{\text{hold}}\right) \frac{C}{C + C_{\text{par}}} + V_{\text{out}} \cdot z^{-1} \frac{C_{\text{par}}}{C + C_{\text{par}}}. \tag{2.5}
\]

Effectively, due to the presence of \(C_{\text{par}}\), the floating hold voltage on \(C, V_{\text{hold}}\), is modified from the ideal \(V_{\text{hold}}\) to become:

\[
V_{\text{hold}} = V_{\text{hold}}\frac{C}{C + C_{\text{par}}} + \left(V_{\text{out}} \cdot z^{-1} - V_{\text{in}}\right) \frac{C_{\text{par}}}{C + C_{\text{par}}}. \tag{2.6}
\]

Clearly, a parasitic insensitive solution is required to enable a high accuracy implementation of the floating-hold-buffer. In Chapters 9 and 10, a method is demonstrated which can achieve this.

2.4 Conclusions

The most important themes of orthogonal design procedures in SC filter and ADC design, as well as \(\delta-Q\) SC circuit techniques, were explored at conceptual level in this chapter. The \(\delta-Q\) SC circuits distinguish themselves from their \(QT\) counterparts in the functional requirements of the amplifier and the reduced reliance on capacitor matching. Basically, \(\delta-Q\) SC circuits come down to either placing two capacitors in parallel or series to create either voltage down-scaling or voltage up-scaling. The trick is how to do this in order to achieve a high-accuracy result which can operate independently of the presence of parasitic nodal capacitors. This forms the central tenet of the thesis.

Other ideas are developed in the course of the thesis to solve various design problems. Examples are pipelined ADC optimization with multi-bit input stage, amplifiers, comparator, track-and-holds. The SC techniques presented here are fully compatible with CMOS technology and have been proven on CMOS down to 65nm.
CHAPTER 3

SC AMPLIFIER DESIGN AT BLACK-BOX LEVEL

The amplifier is the most important component in a SC circuit. It is crucial at system architecture level to be able to ascertain the amplifier performance requirements. In this respect, a black-box model of the amplifier is useful for distilling out those parameters which affect SC circuit performance without getting caught up in amplifier implementation details. This is why such implementation details are left to the following chapter.

The achievement of a sufficiently high amplifier gain for most SC applications is not a major design challenge, even for low voltage applications. On the other hand, the achievement of an optimized settling performance is a much more complex task. For this reason, the major emphasis in this chapter is on optimizing amplifier settling performance. This chapter considers a more detailed model of amplifier settling than is generally used for SC circuits. In particular, not just the minimization of settling time by the correct balance of capacitive loading and amplifier dimensioning is considered but a model is presented to aid the analysis of non-linear settling effects. The modelling approach presented here is independent of amplifier architecture resulting in tractable expressions for SC amplifier design at black-box level.

3.1 Amplifier Design Considerations

The amplifier has two primary tasks in standard SC circuits. Firstly, it enables the active transport of signal charge from one signal capacitor to another without the signal charge leaking to parasitic capacitors. For instance, on clock cycle $\phi_2$ in branch 1 (br$_1$) of the double-sampling SC QT stage of Fig. 3.1, the signal charge on $C_{in}$ is transferred to $C_{fb}$ via the virtual earth node of the amplifier. Secondly, it functions as a buffer so that the voltage on a capacitor can be measured without affecting the charge on that capacitor. Again, in Fig. 3.1, the voltage on $C_{fb}$ can be measured by a following SC stage without charge on $C_{fb}$ being lost. Considering the discrete-time nature of SC circuits, the signal at the output of the amplifier is only valid at each clock transition, at which point the following stage reads this signal voltage in. In this respect, the step response of the amplifier is of prime importance. Unlike continuous-time circuits, the step response may be non-linear - the amplifiers may slew or even have overshoot - as long as
the end value is reached within a specified error bound within one clock period \[44\],[P.4]. This feature alone makes SC circuits very attractive for inclusion with digital VLSI compared to their continuous-time counterparts. An example is shown in Fig. 3.2 of the step response of a SC sample-and-hold (S&H) circuit.

### 3.2 The Settling Error Model

Limitations in practical amplifier performance affect the accuracy of charge transfer from \( C_{\text{in}} \) to \( C_{\text{fb}} \) on each clock period \([26],[27]\). Limited DC gain determines how close to zero the virtual earth of a charge transfer SC circuit such as Fig. 3.1 can go. It causes a static error, \( \epsilon_s \), which is the relative error in the end-value of the output voltage, \( V_{\text{out}} \), at \( t = \infty \) compared to when the amplifier DC gain is infinite. It can include some degree of voltage dependence. The dynamic settling error, \( \epsilon_d \), is determined by the limited bandwidth of the amplifier and is the relative error made by the amplifier in trying to achieve \( V_{\text{out}}[t = \infty] \) after a predetermined amount of time, say one clock period \( T \), compared to when the bandwidth is infinite. It can include some non-linearity due to slewing and so should be optimized for the largest expected step input.

With \( G \cdot V_{\text{step}} \) the step change \( V_{\text{out}} \) would make from one clock transition to the next in the absence of circuit imperfections (\( G \) is the transfer gain, which is 1 for a S&H), the actual step change in output from sample to sample is modified by \( \epsilon \), to give:

\[
V_{\text{out}}[mT] - V_{\text{out}}[(m-1)T] = (1 - \epsilon) \cdot G \cdot V_{\text{step}}[mT].
\]

The total relative settling error \( \epsilon \) is composed of both the static and dynamic contributions:

\[
\epsilon = \epsilon_s + \epsilon_d. \quad (3.2)
\]

#### 3.2.1 Static Error

Considering the amplifier control model presented in Fig. 3.3(a) for a standard charge-transfer SC circuit, \( \epsilon_s \) resulting from a limited DC gain, \( A_0 \), is obtained as:

\[
\epsilon_s = \frac{1}{A_0} \left( 1 + \frac{C_{\text{in}} + C_{\text{par}}}{C_{\text{fb}}} \right). \quad (3.3)
\]

\( A_0 \) is well approximated by \( g_m \times r_o \) - see Fig. 3.3(c). Non-linearity in \( g_m \) has practically no effect on \( A_0 \), since the amplifier inputs always settle back to the same virtual earth level at the

![Fig. 3.1](image-url) SC integrator with double-sampling input stage.
end of each clock period. Only variability in \( r_o \) has some effect on \( A_0 \) for large output signal swings. An \( A_0 \) of at least 65-70dB is achievable for supplies down to 1V using some of the techniques presented in Chapter 4. This is sufficient for most applications. With such gains, non-linearity has only a minuscule influence on transfer distortion. Instead, the main focus of attention in amplifier design for SC circuits is how to achieve sufficient dynamic settling accuracy and how to keep a handle on distortion resulting from slewing. For these reasons, the topic of dynamic settling accuracy forms the bulk of the remainder of this chapter.

### 3.2.2 Dynamic Error

The block diagram of a typical feedback amplifier together with its frequency transfer characteristic are shown in Fig. 3.3. \( A(\omega) \) is the frequency dependent open-loop gain, \( \beta_{fb} \) is the feedback factor, and \( \alpha \) is the feedforward factor. The gain-bandwidth product, \( GBW \), is given by the DC gain times the open-loop bandwidth \( \omega_{ol} \) of the amplifier. For a predominantly first order amplifier, where all parasitic poles due to extra internal nodes and from the switches are more than double \( 1/\beta_{fb} \) times the dominant pole in the closed loop system, the \( GBW \) can be approximated by the cut-off frequency where the gain is reduced to 1 [27]. Hence, the time constant of the amplifier in a closed loop configuration, with \( A_0 \gg 1/\beta_{fb} \), is given by:

\[
\tau = \frac{1}{\omega_d} = \frac{1}{\beta_{fb} GBW}.
\]  

(3.4)

Here, the closed loop bandwidth, \( \omega_d \), and \( GBW \) are each expressed as a radial frequency. The radial \( GBW \), as defined here, is also known as the transition frequency, \( \omega_T \). The resulting relative dynamic settling error, for negligible slewing, is:

\[
\epsilon_d = e^{-\frac{\tau}{\tau}}.
\]  

(3.5)

How this error is influenced by the non-linear effect of slewing is the subject of section 3.4.

Since the amplifier is required to drive a predominantly capacitive load, an OTA (Operational Transconductance Amplifier) with a high impedance output (current driven) is preferred
Fig. 3.3  
(a) Amplifier feedback control model 
(b) Frequency transfer of amplifier 
(c) Settling model for SC charge-transfer circuit.
3.2. The Settling Error Model

To an Opamp with a low impedance output (voltage driven). This is to avoid unnecessary extra dissipation in the output stage and to allow the dominant pole in the system to be formed by the effective load capacitance and not by an internal opamp node (e.g. a Miller Opamp). The (capacitive) feedback ensures that the output impedance in a closed loop configuration is low - in fact the output resistance of the closed loop OTA is only larger than that of a unity buffer configuration by a factor of \(1/\beta_{fb}\). Consider a typical representation of a SC feedback amplifier between clock transitions shown in Fig. 3.3(c). The total extrinsic input capacitance is represented by \(C_{in}\), the feedback capacitance by \(C_{fb}\), while the total extrinsic load capacitance is given by \(C_L\). The total amplifier parasitic capacitances seen at the input and output nodes are represented by capacitors \(C_{in\,par}\) and \(C_{out\,par}\), respectively. For instance, the SC integrator circuit of Fig. 3.1 can be represented by the circuit in Fig. 3.3(c) for analysis of its settling behaviour. The feedback factor is just:

\[
\beta_{fb} = \frac{C_{fb}}{C_{in} + C_{in\,par} + C_{fb}}. \tag{3.6}
\]

The GBW is given by \(g_m/C_{eff}\), where \(C_{eff}\) is the total effective load capacitance the amplifier sees at its output:

\[
C_{eff} = C_L + C_{out\,par} + \beta_{fb} \left( C_{in} + C_{in\,par} \right). \tag{3.7}
\]

From (3.4), the dominant closed-loop linear settling time constant is given by:

\[
\tau = \frac{1}{\beta_{fb}} \frac{C_{eff}}{g_m}. \tag{3.8}
\]

The complete relative settling error of a standard charge-transfer SC circuit becomes:

\[
\varepsilon = \frac{1}{g_m \tau_o} \left( 1 + \frac{C_{in} + C_{in\,par}}{C_{fb}} \right) + e^{-\frac{T \beta g_m}{C_{eff}}} \tag{3.9}
\]

Note a better formulation for \(\tau\), for the sake of more insightful calculations, is:

\[
\tau = \frac{1}{g_m} \left[ \frac{C_{L(total)}}{\beta_{fb}} + C_{in(total)} \right]. \tag{3.10}
\]

Hence, for the circuit of Fig. 3.3(c), the linear time constant becomes:

\[
\tau = \frac{1}{g_m} \left[ \left( C_L + C_{out\,par} \right) \left( \frac{C_{in} + C_{in\,par} + C_{fb}}{C_{fb}} \right) + \left( C_{in} + C_{in\,par} \right) \right]. \tag{3.11}
\]

Although the specific settling accuracy requirements at application level will be dealt with in Chapters 5, 7 and 8 in the context of filters and ADCs, for many applications, the amplifier is required to reach its end value to within 0.2% between clock transitions. A DC gain of 65-70dB is achievable down to low supply voltages without compromising the settling response. This leaves about a further 0.1% error tolerance for incomplete settling (\(\varepsilon_{\beta}\)). For a single-sampling realization, a maximum of half a clock period is allowed for settling, requiring \(\tau < T/14\). The OTA bandwidth needs to be over 2 times greater than the clock frequency. On the other hand, for a double-sampling realization, the full clock period is reserved for settling...
and this translates to $\tau < T/7$. Now the OTA bandwidth only needs to be of the order of the clock frequency.

High-frequency (HF) applications of SC circuits [28] (typically IF filtering, decimation, sub-sampling) usually have to deal with a wide spectrum of frequencies ($B_{RF}$) from which, eventually, a relatively small frequency channel ($B_{ch}$) must be distinguished and processed at baseband - see Fig. 3.4. The most important function of the IF filter is to reduce the dynamic range requirements of the following stage, often an ADC. The relative steepness factor of the filtering required at these frequencies (with bandwidth $B_{IF}$) is much lower than required for low frequency baseband processing (with bandwidth $B_{ch}$), even after sub-sampling. This translates into a lower settling requirement, and hence relative accuracy requirement, at IF compared to baseband without compromising overall accuracy. A $5\tau$ settling specification is much more typical of HF applications.

### 3.3 Design Procedure for Optimized Settling

This section sets out the most important design considerations for designing an OTA that minimizes the linear settling time constant, $\tau$ (thus maximizing the $GBW$). This ensures a minimum power solution. The procedure is summarized in Fig. 3.5. Firstly, a choice is made for a single-ended or fully-differential solution depending on the required application. Next, a choice is made for the capacitor sizes, depending principally on noise and mismatch considerations. The OTA architecture is then chosen depending on such design issues as supply voltage, bandwidth, DC gain, noise, current consumption and active area. The next important choice to be made is for the $V_{on}$ voltage of the input differential stage. This choice balances the needs for a maximum $g_m$, good transistor matching, low noise, maximum output signal range and low distortion as a result of slewing behaviour. Finally, it is possible to calculate what the DC bias current of the OTA must be in order to maximize the $GBW$ while allowing a maximum amount of slewing. This section continues by examining an OTA for SC applications with an NMOS differential input (e.g. Fig. 3.6) but the findings are general for all OTA types.

#### 3.3.1 Single-Ended or Fully-Differential

At circuit block level, depending on the SC application, the designer must make a choice on whether a single-ended (SE) or fully-differential (FD) OTA is more suitable. A FD realisation is often preferred because of its high common-mode noise immunity when the SC block is

![Fig. 3.4](image-url) An example of a SC IF filtering application.
3.3. Design Procedure for Optimized Settling

**Design Assumptions**

- Single / Differential
- Signal Capacitor Sizing
- OTA Architecture
- Gate Lengths
- \( C_{outpar} : C_{inpar} \)
- Minimize \( \tau_{lin} \)
  \[ \Rightarrow W_{\tau_{min}} \Rightarrow I_{\tau_{min}} \]
- Slew Rate sufficient?
  \[ \Rightarrow V_{on} \uparrow \]

**System Level Considerations**

- \( V_{DD} \)
- Noise
- Distortion
- Signal Range
- Mismatch / Aliasing
- Power Consumption
- GBW

---

**Fig. 3.5** Design procedure for a SC OTA.
placed in a noisy environment. The signal handling ability is double that of a SE realisation for the same supply voltage. However, because of the doubling of the number of switching branches, the circuit area is almost doubled, while the switch thermal noise is 3dB higher than a SE realisation for the same capacitor sizes. For the same OTA architecture, the OTA noise and power dissipation remain the same. Note that the noise of the switches usually dominates the noise of the OTA since the OTA’s own noise is largely bandlimited by its own closed-loop bandwidth before it folds back.

From the foregoing discussion, it is imperative to increase the signal range of the FD SC circuit by a factor of 2 compared to the equivalent SE SC circuit for optimum signal processing. The net result is at least a 3dB better $\text{SNR}$ for a 3dB extra total power dissipation. For HF applications, the extra dissipation in the clock drivers is also important to the total power budget - the power dissipated by these drivers is doubled due to the doubling of the switch capacitance and the accompanying wiring capacitance. Thus, in reality, the total power dissipation is more than 3dB higher for a FD SC circuit for a maximum $\text{SNR}$ improvement of only 3dB. Often the signal to be processed is delivered by a separate chip delivering a SE output and it may be required for the SC circuit to deliver the processed signal to a following chip which, in turn, requires a SE input. The extra conversions from single-ended to differential and back again cost power and area and just add noise. This may be undesirable in such applications and a single-ended design could be more suitable.

### 3.3.2 Capacitor Sizes

The next choice the designer is faced with is signal capacitor sizing. Initially, the designer is only interested in capacitor ratios, since these correspond, for instance, to the filter coefficients to be implemented by the SC circuit block. The information the designer needs to make a choice for the absolute capacitor sizes is the noise specification (allowed $kT/C$), whether or not a SE or FD circuit is to be built, the signal swing (depending on $V_{DD}$ and $V_{ref}$), the worst case capacitor mismatch (depending on the worst case aliasing and linear distortion that can be tolerated), and the worst case circuit dynamics (charge transfer inaccuracy due to finite OTA bandwidth and the effect of parasitic poles and zeros).

### 3.3.3 OTA Architecture

A black box OTA specification for SC applications can be developed independently of OTA architecture. The eventual choice of OTA architecture is motivated by such issues as available power supply, signal handling, excess power dissipation, excess noise, CMRR, PSRR and area. For this reason, this topic is deferred to Chapter 4 for detailed presentation.

The OTA architecture should be implemented such that the non-dominant pole is considerably higher in frequency than the unity gain frequency of the OTA. The phase margin, $PM$, for a single-stage or multi-stage OTA can be approximated by:

$$PM \approx 90^\circ - \tan^{-1}\left(\frac{GBW}{\omega_{par}(\pi \omega_c)}\right). \quad (3.12)$$

A good design strategy is to ensure that the parasitic pole $\omega_{par}$ (or indeed the second pole at
3.3. Design Procedure for Optimized Settling

3.3.4 Choice of \( V_{on} \)

When it comes to the design of the OTA itself, the first choice the designer must make is for the value of the \( V_{on} \) voltage of the input differential pair - see Fig. 3.6 - which should be derived from the circuit block specifications. The voltage \( V_{on} \), assuming a quadratic MOST characteristic and \( \beta = \mu \cdot C_{ox} \frac{W}{L} \), is defined here as:

\[
V_{on} = V_{gs} - V_T = \sqrt{\frac{I}{\beta}}
\]  

(3.13)

and is the gate overdrive voltage assuming DC bias conditions with no AC signals. Here, \( I/2 \) is the unmodulated drain current of each input MOST. The \( V_{on} \) is essentially an input bias variable. (Note that \( V_{ds(sat)} \), as defined in the symbol list, is the same as \( V_{on} \) for quiescent conditions only). The \( V_{on} \) is determined principally by current consumption, \( g_m \), noise, matching and output signal range, as well as the allowable distortion resulting from slewing at maximum signal levels. Each of these points will be treated separately in the following sub-sections.

3.3.4.1 OTA Transconductance

Once the SC configuration is known for the intended design, and the circuit block level specifications are known, the transconductance, \( g_m \), follows immediately. The \( g_m \) of each input NMOST is related to \( V_{on} \) by [25]:

\[
g_m = \left. \frac{\partial I_{ds}}{\partial V_{gs}} \right|_{I_{ds} = \frac{I}{2}} = \frac{L}{V_{on}}.
\]  

(3.14)

The actual DC current is calculated through optimizing the speed of the chosen SC circuit, to be described in section 3.3.5. From (3.14), a small \( V_{on} \) is required for a large \( g_m \).
Fig. 3.7  Illustration of 4 basic single-stage OTA types for the same SC application, each with the same $g_m$ and same current density per MOST. The linear settling time-constant per stage is the same, given by $\tau = \left(1/g_m\right) \left[C_{in} + C_{fb}\right] C_L / \left[C_{fb} + C_{in}\right]$.
In Fig. 3.7, four basic OTA input stage types are illustrated together with their settling models for application in equivalent SC circuits. The linear settling time constant $\tau$ and transconductance are the same in each case. The $g_m$’s of Fig. 3.7(a), (b), and (d) are the same as the $g_m$ of each input MOST. Only in the case of the differential to single-ended OTA of Fig. 3.7(c), (which avoids the use of the bandwidth limiting current mirror of Fig. 3.7(d) but at the cost of double the power consumption), is the OTA $g_m$ only half the $g_m$ of each input MOST. Note that although the linear settling performance of each OTA is the same, the slew rate of configurations (a) and (b) is only half that of (c) and (d).

### 3.3.4.2 Matching Considerations

A basic consideration in the choice of OTA transistor sizes and hence $V_{on}$ is mismatch. The extended model for the variance of random parameter mismatch, $\Delta P$, of nominally identical MOSTs, with aspect ratio $W/L$ at distance $D_x$, can be written as:

$$
\sigma^2(\Delta P) = \frac{A_{p1}^2}{W/L} + \frac{A_{p2}^2}{W^2/L} + \frac{A_{p3}^2}{W^2} + S_{\Delta P}^2 \cdot D_x^2,
$$

(3.15)

where the technology dependent factors $A_{p1}, A_{p2}, A_{p3}$ represent the area dependency, short channel effects, and narrow channel effects, respectively [16]. The final term $S_{\Delta P}$ gives the influence of device proximity on the mismatch variance. The primary mismatch term is that containing $A_{p1}$, while the next term $A_{p2}$ is becoming ever more important for deep sub-micron devices with small gate lengths of less than 100nm. The contribution from the proximity term $S_{\Delta P}$ is found to be insignificant for device separations of less than 500 $\mu$m. Even in modern day processes, MOST mismatch in analogue design can still be reasonably approximated using the first term in $A_{p1}$, even down at 65nm [29].

The mismatches in $V_T$ and $\beta$ MOST parameters are the most important contributors to overall device mismatch and are found via measurement to be statistically independent [16]. In both cases, the mismatch variance per MOST is primarily dependent on the inverse gate area:

$$
\sigma^2(\Delta V_T) = \frac{A_{p1}^2}{W/L},
$$

(3.16)

and

$$
\sigma^2(\Delta \beta) = \frac{A_{p1}^2}{W/L}.
$$

(3.17)

This dependence has been shown to hold for both strong saturation and weak inversion [30].

For a differential pair biased in strong inversion, such as in Fig. 3.6, and assuming the quadratic model holds for the current-voltage relationship (3.13), the variance of the total input voltage offset due to mismatch between the nominally identical NMOSTs and mismatch in its drain currents can be derived as:

$$
\sigma^2(V_{offset}) = 2 \cdot \sigma^2(\Delta V_{gs,n}) + \frac{1}{2} \cdot \sigma^2(V_{on}) \cdot \frac{\sigma^2(\Delta \beta_n)}{\beta_n^2} + \frac{\sigma^2(\Delta I_d)}{I_d^2}.
$$

(3.18)

Since the current mismatch in the input NMOST pair must be the same as that in the PMOST current sources for a differential realization, or indeed in the PMOST current mirror of a sin-
gle-ended realization, then the variance of the relative drain current mismatch normalized to $I_d$ is:

$$\frac{\sigma^2(\Delta I_d)}{I_d^2} = \frac{\sigma^2(\Delta I_d)}{(\mu I_d)^2} = \frac{\sigma^2(\Delta \beta_p)}{\beta_p^2} + 4 \cdot \frac{\sigma^2(\Delta V_{tp})}{V_{onp}^2}. \quad (3.19)$$

Hence, the total input referred offset voltage variance can be found from substituting (3.19) into (3.18):

$$\sigma^2(V_{\text{offset}}) = 2 \cdot \sigma^2(\Delta V_{tn}) + 2 \cdot \sigma^2(\Delta V_{tp}) \left( \frac{V_{on}}{V_{onp}} \right)^2 + \frac{1}{2} \cdot V_{on}^2 \left( \frac{\sigma^2(\Delta \beta_p)}{\beta_n^2} + \frac{\sigma^2(\Delta \beta_p)}{\beta_p^2} \right). \quad (3.20)$$

For the usual operating conditions of analogue circuits, it has been shown that $V_T$ mismatch dominates over $\beta$ mismatch [30]. The condition for which both sources of mismatch make an equal contribution to the random input offset voltage is defined by the corner $V_{on}$ voltage, $V_{onc}$:

$$V_{onc} = 2 \cdot \frac{A_{V_T}}{A_{\beta}}. \quad (3.21)$$

For submicron CMOS, $A_{V_T}/A_{\beta}$ is typically in the range 0.5-1.0V. Hence, for $V_{on}$ smaller than about 1.0V, $V_T$ mismatch is still more significant than $\beta$ mismatch and the first two $V_T$ mismatch terms of (3.20) dominate the $\beta$ mismatch terms.

$V_{onc}$ is often two to three times larger than $V_{on}$ for the following main reasons. Since the PMOST current sources don’t need to have a large $g_m$, $\beta_p$ of the PMOST current sources is usually a lot less than $\beta_n$ of the input stage. Secondly, the PMOST current sources are usually designed with non-minimum gate lengths in order to create a reasonably high output resistance. A further justification for allowing $V_{onp}$ to be much larger than $V_{on}$ is that it is usual to choose a low reference voltage (of less than $V_{DD}/2$) in (HF) SC circuits, since this enables the use of NMOST switches only which can be three to four times smaller than their PMOST counterparts for the same resistance. From this it can be concluded that the systematic mismatch in threshold voltages of the input stage MOSTs, $\Delta V_T$, is the dominant source of mismatch in OTAs for SC applications, where $\sigma^2(V_{\text{offset}}) \approx 2 \cdot \sigma^2(\Delta V_{tn})$.

From the above considerations for input-stage mismatch, as well as the need for a large OTA $g_m$ and large output signal range, the $V_{on}$ of the input stage MOSTs should be designed as small as possible but sufficient to ensure the input differential pair is biased well into strong inversion. Typically, input stage $V_{on}$ should be in the range of 150-250mV for 2.5V supply voltage applications. Furthermore, when biasing those transistors which cascode the input differential pair, an extra voltage margin, $V_{\text{margin}}$, is needed to ensure the differential pair doesn’t enter its linear region with a consequent sharp fall off in OTA DC gain. $V_{\text{margin}}$ is typically about 100mV. Under equilibrium conditions, the drain-source voltage of each input stage MOST is set at:

$$V_{ds(\text{input pair})} = V_{on} + V_{\text{margin}}. \quad (3.22)$$

### 3.3.4.3 Influence of Channel Mobility Factor

The value for the mobility factor, $\mu$, used in the preceding formulae for the MOST $\beta$ factor, is not constant. For sub-micron CMOS, mobility reduction should also be taken into account
when determining the $V_{on}$ where the simplified single-dimensional MOST model is no longer totally accurate [31]. The first effect of interest is vertical field mobility degradation, where the field between the gate and the channel causes the charge carriers in the channel to slow down for high gate-source voltages due to the increasing pull on the inversion layer towards the gate-oxide silicon interface. The effective mobility, $\mu_{eff}$, is given by:

$$\mu_{eff} = \frac{\mu_0}{1 + \theta_1 V_{on} + \theta_2 \left( \sqrt{V_{sb}^2 + 2 \phi_s} - \sqrt{2 \phi_s} \right)}.$$

(3.23)

where $\mu_0$ is the low field mobility (typically, $5 \times 10^{10} \text{m}^2 \text{V}^{-1} \text{s}^{-1}$), and $\theta_1$ is a process dependent factor inversely proportional to the oxide thickness (typically $24 \text{A} \text{V}^{-1}$). Since the back-gate voltage, $V_{sb}$, has a similar effect on reducing mobility in the channel as does $V_{gs}$, this is accounted for in (3.23) by adding an extra term $\theta_2 \left( \sqrt{V_{sb}^2 + 2 \phi_s} - \sqrt{2 \phi_s} \right)$ ($\theta_2$ is a constant of approximately $0.5 \text{V}^{-1}$).

The second effect is horizontal field mobility degradation. The electric field between the source and drain propels carriers along the channel with their velocity being directly proportional to the horizontal field strength for low field strengths. With increasing horizontal field strength, the carriers velocity tapers off eventually reaching velocity saturation ($v_{sat}$) for large field strengths. The mobility factor needs to be further modified to include $v_{sat}$, so that:

$$\mu = \frac{\mu_{eff}}{1 + \mu_{eff} v_{sat}}.$$

(3.24)

where $\mu_{eff}$ is obtained from (3.23). For silicon, $v_{sat}$ is a constant of value $1.1 \times 10^5 \text{m} \text{s}^{-1}$. Equation (3.24) for $\mu$ should be used to include all electric field effects.

### 3.3.4.4 Choice of Gate Lengths

In order to achieve a large $GBW$ and low input stage $V_{on}$ for say HF applications, the input stage MOSTs require a large $W/L$. Moreover, the gate capacitance must be kept to a minimum to maximize speed. This leads to the conclusion that the $L$ of the input devices must be chosen to be the minimum size available in the process. The price to be paid is a small worsening of the input stage mismatch but it was concluded in section 3.3.4.2 above that this is not significant when a small $V_{on}$ is chosen. Furthermore, it was argued in 3.3.4.2 that the PMOST current sources in a FD OTA should have large gate lengths. Note that SE OTAs (with differential input), based on the model shown in Fig. 3.7(d), are less suitable for HF applications than FD OTAs due to the presence of a large parasitic pole at the mirror node. The most important consideration in the choice of the $L$’s for those MOSTs other than the input stage MOSTs is how to achieve the required DC gain without compromising headroom. A trade-off should be made between choosing a larger $L$ and the use of extra cascoding with the consequent reduction in output headroom and degradation in high frequency performance.

### 3.3.5 Minimum Settling Time Constant and Bias Current

Once the MOST current densities ($\lambda_{2W}$) and signal capacitor values are known, the design procedure continues by optimizing the OTA design to achieve a minimum value of the linear
settling time constant, $\tau$. The absolute value of $W/L$ will then follow.

The assumption is made that:

$$C_{outpar} = \kappa \cdot C_{inpar},$$  \hspace{1cm} (3.25)

where all the parasitic capacitances in the OTA scale with $W$ of the input devices. $C_{outpar}$ results from the junction capacitances at the drain nodes of all the output devices, as well as their gate-drain overlap capacitances. $\kappa$ is typically between 0.5 and 2 depending on OTA topology and required output signal range. Other parasitic capacitances, in particular wiring capacitance, can be lumped together with the external load $C_L$, or with the input capacitor $C_{in}$, for the sake of calculating the settling response. The linear time constant, $\tau$ from (3.11), becomes:

$$\tau = \frac{1}{\mu C_{ox}/W \cdot V_{ao}} \left[ \frac{1}{C_{fb}} \left( C_{in} + \frac{2}{3} \cdot \mu \cdot C_{ox} \cdot W \cdot L + C_{fb} \right) \cdot \left( C_L + \kappa \cdot \frac{2}{3} \cdot \mu \cdot C_{ox} \cdot W \cdot L \right) + C_{in} + \frac{2}{3} \cdot \mu \cdot C_{ox} \cdot W \cdot L \right].$$  \hspace{1cm} (3.26)

Note that the amplifier transconductance $g_m$ and input capacitance $C_{inpar}$ are related via the transition frequency $\omega_T$ (frequency of unity current gain) of the input devices by:

$$g_m = \omega_T \cdot C_{inpar}.$$  \hspace{1cm} (3.27)

For a 0.25$\mu$m CMOS process, the normalized settling time constant $\tau \cdot \omega_T$ of the SC amplifier of Fig. 3.1 is plotted in Fig. 3.8 as a function of $C_{in}/C$ for different values of the stage gain $G = \frac{C_{in}}{C_{fb}} = C$. A value of $\kappa = 0.7$ is taken here for a telescopic type OTA, while a fixed load capacitance of $C$ is assumed. The input device sizes can be chosen to optimize the stage time constant for a given gain. In fact, the value of $W$ which minimizes $\tau$ is found by differentiating $\tau$ (3.26) with respect to $W$ and then finding that value of $W$ which sets the result to zero, i.e.

![Fig. 3.8](image-url)

**Fig. 3.8** Normalized settling time constant as a function of normalized input capacitance for different stage gains.
3.4. OTA Slewing Requirement in SC Applications

Equation (3.28) can be substituted into (3.26) to obtain $\tau_{\text{min}}$. Since $W_{\tau_{\text{min}}}$ is now known, and since the current density of the input devices is known through their $V_{\text{on}}$, it follows that the corresponding bias current, $I_{\tau_{\text{min}}}$, of each input MOST can now be found. Note that $\tau_{\text{min}}$ is inversely proportional to $V_{\text{on}}$ as expected, since the input device $f_T$, and thus the $GBW$ of the OTA, is directly proportional to $V_{\text{on}}$, where:

$$GBW = \frac{\mu C_{\text{ox}} W}{c_{\text{eff}}}.$$  \hspace{1cm} (3.29)

3.4 OTA Slewing Requirement in SC Applications

In this section, the minimum requirements on OTA slew rate are examined and design guidelines given. The dynamic error arising from incomplete settling under extreme signal conditions will be quantified for a CMOS OTA in a SC application.

3.4.1 The Slew Rate Model

In sections 3.2 and 3.3, the OTA dynamic performance has been examined in terms of its linear settling response - in effect, the small signal response. Here, the generalized condition for OTA slewing is presented. The OTA in a SC circuit begins to slew when, for a given input signal frequency, the amplitude of the input signal is increased to a point where the output can no longer follow the input in a linear manner. Alternatively, for an input signal of a given amplitude, the OTA in a SC circuit begins to slew when the frequency of the input signal is increased to a point where the output can no longer follow the input in a linear manner. Both these cases define the point when the OTA is said to be slew rate limited.

Before the settling performance of the SC stage can be finally optimized, the large signal slewing effects must be taken into account [32]. This is of particular relevance for HF applications, where the slewing part of the total settling period can be relatively large when compared with LF applications, such as audio. The limitations in linear settling described in the previous sections only cause linear distortion - in essence, only the accuracy of the desired transfer function is affected. Slewing has the additional effect of creating non-linear distortion, so producing higher harmonics and intermodulation products of the output signal [33]. Because of the sampled data nature of SC circuits, slewing is only of major concern when making the transition from the sampled data domain to the continuous time domain, for instance just before the output reconstruction filter. In the pure sampled data path, amplifier slewing for maximum signal handling can account for at least 20% of the total settling time.

With $V_{\text{out}}$ the instantaneous output voltage of the SC circuit, the minimum OTA slew rate, $SR$, to ensure no slewing occurs, is given by the initial slope of the linear settling response for the maximum expected step change, i.e.

$$SR \geq \frac{\partial}{\partial t} V_{\text{out}} \left( t = 0^+ \right)_{\text{max}}.$$  \hspace{1cm} (3.30)
For dominant first order settling, the maximum rate of change at the output is $E_{\text{max}}/\tau$, where $E_{\text{max}}$ is the maximum expected output step change in going from one sample instant to the next. Hence,

$$SR \geq \frac{E_{\text{max}}}{\tau}.$$  \hspace{1cm} (3.31)

This provides a starting point for analysing the $SR$ in an actual SC application.

### 3.4.2 Minimum OTA Tail Current for No Slewing

Assuming a Class A fully-differential OTA, such as shown in Fig. 3.6(a), with a tail current $I$, then a maximum current of $\pm I/2$ is available at the output nodes for charging and discharging the external capacitance. During the slewing period, no linear feedback occurs to the OTA input node. From the OTA transfer characteristic of Fig. 3.6(b), it can be seen that the OTA slews when the differential input voltage falls outside the range $\pm \sqrt{2}V_{on}$. The slew rate, is given by:

$$SR = \frac{I/2}{C_{L(\text{eff})}}.$$ \hspace{1cm} (3.32)

For a SC circuit processing a sinewave signal of frequency $f_{\text{in}}$, the oversampling ratio ($OSR$) of the circuit is:

$$OSR = \frac{f_s}{f_{\text{in}}}.$$ \hspace{1cm} (3.33)

Consider now such a signal with maximum amplitude $A_{\text{max}}$. The maximum rate of change at the SC circuit output occurs when the sample instants are placed symmetrically around the zero crossings (centred at $V_{\text{ref}}$). Such a situation is illustrated in Fig. 3.9 for an $OSR$ of 6. In general, to guarantee no slewing occurs in a SC application, the minimum $SR$ is bounded by:

$$SR \geq 2 \cdot \frac{A_{\text{max}}}{\tau} \cdot \sin \left( \frac{\pi}{OSR} \right).$$ \hspace{1cm} (3.34)

This is the same for either single-sampling or double-sampling. Equation (3.34) provides a direct relationship between the small signal and large signal properties of the OTA. Combining (3.32) and (3.34), the minimum OTA tail current to ensure no slewing is given by:

![Fig. 3.9 Specifying condition for no slewing with max. OSR = 6.](image-url)
3.4. OTA Slewing Requirement in SC Applications

(3.35)

3.4.3 Calculation of Slew Time, \( t_{slew} \)

The SC OTA is often allowed to slew for a certain amount of its total settling time, depending on the maximum distortion allowed under extreme large signal conditions. As for the linear settling case of section 3.3, the non-inverting SC charge transfer stage of Fig. 3.1 is used as reference. Initially, the input signal capacitor \( C_{in} \) is charged up to a voltage level, \( V_{step} \). \( V_{step} \) is just the instantaneous value of \( V_{in} \) after sampling, i.e. \( V_{in}(t = 0^+) = V_{step} \). One clock period \( T \) later, \( C_{in} \) is inverted and connected to the differential input stage of the OTA. The OTA does not react immediately because of its limited bandwidth [33]. Instead, the charge on \( C_{in} \) is distributed between all capacitors connected to the OTA input node (see the equivalent input path in Fig. 3.10). Note, it is assumed that the time constant of the SC branches is significantly smaller than the OTA settling time constant. The effect is to create a small voltage jump at the OTA differential input given by:

\[
I \geq 4 \cdot \frac{A_{max} \cdot C_{L(\text{eff})}}{\tau} \cdot \sin\left(\frac{\pi}{\text{OSR}}\right).
\]

(3.36)

Fig. 3.10 Capacitor configuration seen at SC circuit input at \( t = 0^+ \).

![Capacitor configuration](image)

\[
V_{in} \quad C_{in} \quad V_{d} \quad C_{fb} \quad V_{out}
\]

\[
\frac{V_{in(par)}}{C_{in(par)}} \quad \frac{C_{L+out(par)}}{\text{C}_{L+out(par)}}
\]

\[
I \geq 4 \cdot \frac{A_{max} \cdot C_{L(\text{eff})}}{\tau} \cdot \sin\left(\frac{\pi}{\text{OSR}}\right).
\]

where

\[
\gamma = \frac{C_{in}}{C_{in} + C_{in(par)} + C_{fb} \cdot C_{L+out(par)}}.
\]

(3.37)

The initial output voltage jump, \( V_{out}(t = 0^+) \), can simply be derived through calculating the feedforward voltage of \( V_d \) to the output, i.e.

\[
V_{out}(t = 0^+) = \frac{C_{fb}}{C_{fb} + C_{L} + C_{out(par)}} \cdot \gamma \cdot V_{step}.
\]

(3.38)

Consider now the form of the step input voltage \( V_d \) depicted in Fig. 3.11. The maximum input step size for which the OTA remains operating in its linear region is \( \sqrt{2}V_{on} \) (e.g., Fig. 3.6). When the magnitude of \( \gamma \cdot V_{step} \) exceeds \( \sqrt{2}V_{on} \), the OTA delivers its maximum current of \( \pm I/2 \), which is the condition for slewing. Hence, the following equation can be set up, assuming the OTA makes a smooth transition from the slewing region to the linear settling region of its step response characteristic:

\[
\left| \frac{\gamma V_{step} - \sqrt{2}V_{on}}{t_{slew}} \right| = \frac{\sqrt{2}V_{on}}{\tau}.
\]

(3.39)
Chapter 3: SC Amplifier Design At Black-Box Level

Note (3.39) is set up assuming \( V_{on} \) and so may be ignored for this calculation of \( t_{slew} \) without too much inaccuracy. Now, \( t_{slew} \) can be calculated directly in terms of \( \tau \) to be:

\[
t_{slew} = \tau \left( \frac{\gamma V_{step}}{\sqrt{2} V_{on}} - 1 \right). \tag{3.40}
\]

What (3.40) shows is that the slew time depends directly on the linear settling time constant of the OTA. Minimization of the settling time constant, such as described in section 3.3, implies the slew time is also minimized for a given signal amplitude above \( \sqrt{2} V_{on} \). If because of distortion considerations the slew time is too large, \( V_{on} \) must be increased by increasing the OTA quiescent current and reducing the input stage gate widths. The linear time constant optimization procedure should be repeated with this new data.

The model presented here is valid for the general OTA types presented in Chapter 4. For telescopic and folded cascode OTAs, the maximum output current is just \( \pm I/2 \), where \( I \) is the

---

**Fig. 3.11** Variation of OTA input voltage \( V_d \) for step change in \( V_{in} \)

(a) Non-overlapping clocks \( \Phi_1, \Phi_2 \)
(b) Linear settling only
(c) Slewing followed by linear settling.
3.4. OTA Slewing Requirement in SC Applications

The current gain OTA can deliver a maximum output current of $\pm N \times I/2$, where $N$ is the current gain factor. On the other hand, for OTAs where the dominant time constant is not dictated by the load capacitance - for example, the Miller OTA - it is possible to have an input slewing (due to the Miller capacitance $C_c$) which is different to the output slewing (due to $C_L$). However, the following argument justifies the use of the above slew rate model for such two stage OTAs.

For a properly designed two-stage OTA, the dominant settling time constant is formed by the Miller capacitance instead of the load capacitance - see section 4.1.2.3. The phase margin should be greater than $60^\circ$ - see (3.12). Hence, the following condition must hold true in a closed loop configuration:

$$\frac{g_{m_{in}}}{C_L + C_c} > 2 \cdot \frac{g_{m_{out}}}{C_c},$$  \hspace{1cm} (3.41)

where $g_{m_{in}}$ and $g_{m_{out}}$ are the input and output stage transconductances, respectively. The slew-rate model presented here applies to the input slewing, caused by a shortage of current in the input differential pair for large input steps. Assuming similar current densities for the input and output stages, the required compensation implies that if the input stage satisfies the conditions for slewing, then the output stage will automatically satisfy the slewing requirement. Indeed, for a well designed two-stage OTA, the following condition should be satisfied:

$$\frac{I_{out}}{C_L + C_c} > \frac{I_{in}}{C_c}.$$  \hspace{1cm} (3.42)

3.4.4 Dynamic Settling Error including OTA Slewing

When the OTA slews at the beginning of its step response, the relative settling error $\varepsilon_d$ at the end of each sample period becomes signal level dependent. Linear settling starts directly after the transition from the slewing period (see Fig. 3.11). With $n$ defined as:

$$n = \frac{T - t_{slew}}{\tau},$$  \hspace{1cm} (3.43)

the total relative dynamic settling error, including slewing contribution, becomes:

$$\varepsilon_d = \frac{\sqrt{2} V_{on}}{\gamma V_{step}} \cdot e^{-n}, \text{ for } |V_{step}| < \frac{\sqrt{2} V_{on}}{\gamma}.$$  \hspace{1cm} (3.44)

After substitution of $t_{slew}$ from (3.40), the step change in output voltage in the presence of both static and dynamic errors is obtained from (3.1) to be:

$$V_{out} \left[ mT \right] - V_{out} \left[ (m-1)T \right] =$$

$$V_{step} \cdot \frac{C_{in}}{C_{fb}} \left( 1 - \frac{C_{fb} + C_{in} + C_{in(par)}}{g_{m_{out}} \tau C_{fb}} \right) \left( 1 - e^{-\frac{T}{\tau}} \right), \text{ for } |V_{step}| \leq \frac{\sqrt{2} V_{on}}{\gamma}$$

$$V_{step} \cdot \frac{C_{in}}{C_{fb}} \left( 1 - \frac{C_{fb} + C_{in} + C_{in(par)}}{g_{m_{out}} \tau C_{fb}} \right) \left( 1 - \frac{\sqrt{2} V_{on}}{\gamma V_{step}} \cdot e^{-\frac{T + \sqrt{2} V_{step}}{\sqrt{2} V_{on}}} \right), \text{ for } |V_{step}| > \frac{\sqrt{2} V_{on}}{\gamma}$$

(3.45)
With linear settling only, the settling of the SC circuit is independent of signal level. However, once amplifier slewing occurs, signal level dependency is introduced in the end values and distortion results. A Taylor series expansion of (3.45) for the partially slewing case demonstrates this. Ultimately, the choice of $\varepsilon_d$ for the maximum expected signal amplitude is governed by the maximum acceptable distortion, for example as discussed for the error model of an ADC in section 8.2.1. In Fig. 3.12, a guide to estimating the distortion introduced by slewing in a charge-transfer SC circuit is shown for different signal amplitudes as a function of sample frequency.

3.5 Conclusions

The design strategy for a SC OTA is summarized in Fig. 3.5. Firstly, a suitably low $V_{on}$ is chosen for reasons mentioned in section 3.3 - principally high $g_{m'}$, optimized matching, low noise and high signal handling. From this, the current density ($I / W$) of the input stage is found and then based on the minimization of linear settling time, the actual values of $W$ and $I$ can be ascertained. All the transistor dimensions in the OTA can then be determined based on this small signal optimization. Large signal conditions, however, have the ultimate say in the final dimensioning of the OTA. If, after the small signal optimization described in section 3.3, the slew rate is not yet sufficient for the largest signal levels envisaged, as analysed in section 3.4, the $V_{on}$ must be increased and the small signal optimization process repeated.
Having presented the strategy for OTA design at a macro level for SC applications in Chapter 3, the next step is to choose a suitable OTA architecture for a dedicated application. The main issues addressed by the choice of OTA architecture are DC gain, parasitic poles and zeros, signal range, and excess power and noise, as well as how best to make use of the properties of SC circuits to enhance OTA gain and settling performance. All these issues are considered in this chapter for a wide range of amplifiers and design insights offered.

4.1 Review of Amplifier Architectures

The purpose of this section is to review and analyse those amplifier architectures used predominantly in SC circuits. This sets the background for introducing new circuits and design techniques later on. Firstly, primary OTA stages are reviewed. Next, primary OTA stages with either pre- or post-cascaded stages for improvement of gain without loss of signal range are analysed for their suitability for use in SC circuits.

4.1.1 Primary OTA Stages

Primary OTA stages are defined here to be those amplifiers which have a dominant settling pole defined by the \( g_m \) of the input stage and output capacitive load \( C_{\text{eff}} \). They are either single-stage (telescopic) or dual-stage (current mirror, folded) in which the signal current from the differential input stage is mapped to the high impedance output stage. These stages are firstly reviewed here.

4.1.1.1 Telescopic OTA

The basic single-stage, (single-input) telescopic OTA, or SITO, is the simplest amplifier structure and was used as reference in Chapter 3. Single-ended and differential examples are shown
The telescopic OTA is the most efficient OTA possible, where the same DC bias current is used both to determine the overall $g_m$ of the OTA and determine the output drive capability, or slew rate [34], [35]. The price to be paid is the limited signal range in a single reference application. If the inputs and outputs are held at the same reference level, then the input differential pair determines the maximum signal swing for symmetrical signals. This is just $\pm |V_{o_p}|$ for a cascoded telescopic OTA. Sometimes the cascode transistors $M_{P_1}, M_{P_5}$ are removed so as to increase the signal range by $\pm |V_{o_p}|$. However, the gain of the OTA is reduced by the gain of the cascode ($\sim g_{m r_{o}}$) and there is a strong Miller coupling of the gate-drain overlap capacitance - this is elaborated in section 4.3.2.

The input referred noise variance of the telescopic OTA is:

$$\overline{v_n^2} = \frac{16}{3} k \cdot T \cdot \left( \frac{1}{g_{m_p 2}} + \frac{g_{m N_1}}{g_{m p 2}} \right) \cdot \Delta f,$$

where, in order to obtain the total input referred noise power, $\Delta f$ needs to be integrated over the equivalent noise bandwidth.

A modification to the basic SITO is shown in Fig. 4.2, in which the P-cascodes are self biased. The idea here is to make use of the strong back-gate effect of PMOSTs in a CMOS N-well process. The common N-well of the input PMOSTs and the current source is connected to $V_{DD}$, while the common N-well of the P-cascodes $M_{P_1}, M_{P_5}$ are connected to the commonsource terminal of the input pair $M_{P_2}, M_{P_3}$. Typically, there is a large voltage over the current source both because the input reference voltage is chosen low and the current source needs to be biased strongly into saturation for a high output resistance - often the current source is cascoded. The difference in back-gate voltages between $M_{P_2}, M_{P_5}$ and $M_{P_3}, M_{P_5}$ is sufficient to ensure that the input pair remains in saturation. Two variants are shown. In Fig. 4.2(a),

**Fig. 4.1** (a) Basic (single-input) telescopic OTAs: (a) differential, and (b) single-ended with high compliance current mirror.
the gate of cascode $M_{P4}$ is connected to the gate of input PMOST $M_{P2}$, while $M_{P3}$ and $M_{P5}$ are gate connected - this is symmetrical and is suitable for use as a buffer, with $V_{out}$ connected to $V_{in}$. Fig. 4.2(b) is more suitable for use in a SC amplifier, where the gates of both $(M_{P4}, M_{P5})$ are connected to $V_{in}$. This avoids the coupling between the input and output that would occur with the gate-drain capacitance of $M_{P5}$ in Fig. 4.2(a) when in an amplifier configuration. In a SC charge transfer stage, $C_{in}$ can be connected between the stage input and $V_{in}$, while $C_{fb}$ can be connected between $V_{out}$ and $V_{in}$. A further variant of Fig. 4.2(a) and (b) is possible by connecting the N-wells of each of $(M_{P4}, M_{P5})$ to their own sources. This increases the back-gate differential even further, thus further biasing the input stage $(M_{P4}, M_{P5})$ into saturation. However, this also reduces the frequency of the parasitic pole at the sources of $(M_{P4}, M_{P5})$ due to the N-well capacitance at these points and the extra wide diffusions, since the sources of $(M_{P4}, M_{P5})$ can no longer directly overlap the drain diffusions of $(M_{P2}, M_{P3})$.

### 4.1.1.2 Current Mirror OTA

The second type of primary OTA stage is the current mirror OTA of Fig. 4.3, where the signal current in each of the arms of the telescopic OTA is mirrored to an output stage [36]. Unlike the telescopic OTA, the input and output requirements are decoupled. The same reference voltage can be used at the input and the output, while the output signal range is decoupled from the signal range limitations of the input differential pair. A symmetrical output signal can vary to...
within $2 \cdot V_{\text{on}}$ of each supply rail. The DC bias current needed to drive the output load is decoupled from the DC bias current needed to create the $g_m$ of the OTA. The current gain factor between $(M_{N1}, M_{N2})$ and $(M_{N5}, M_{N6})$ can be set by the designer with a factor of 1-4 being the usual choices. The larger the factor, the lower the output resistance though. The DC gain of the current mirror amplifier is the same as the telescopic OTA for equal input and output DC bias currents, namely:

$$A_0 = -g_{m_{MP}} \left( g_{m_{MN4}} \cdot r_{OM4} \cdot r_{OM2} \right) g_{m_{MP4}} \cdot r_{OM4} \cdot r_{OM2}.$$  \hspace{1cm} (4.2)

The frequency response of the current mirror amplifier is much poorer than the telescopic OTA due to the presence of a large parasitic pole at the current mirror nodes. The dominant pole is again just $\omega_{p1} = g_{m_{MP}} / C_L$. Using NMOS current mirrors with a PMOS input stage, instead of PMOS current mirrors, helps to push this parasitic pole as far away as possible. With $M$ the current gain factor (i.e. $\frac{w}{L|_{M_{N1}}} = M \cdot \frac{w}{L|_{M_{N5}}}$), this pole is given by:

$$\omega_{p2} = \frac{g_{m_{MN6}}}{C_{gd_{MN2}} (1+M) + C_{sd_{MP8}} + C_{gd_{MN2}} \left( 1 + \frac{g_{m_{MN2}}}{g_{m_{MN4}}} \right) + C_{db_{MN6}} + C_{dp_{MP8}}}.$$  \hspace{1cm} (4.3)

Here, it is assumed that the impedance seen at the output of the OTA is much smaller than the output resistance of the OTA alone. Otherwise, the feedforward Miller effect of the overlap capacitance $C_{gd_{MN2}}$ can become much greater than the intrinsic gain factor $g_{m_{MN2}} / g_{m_{MN4}}$. This Miller capacitance then creates a second large parasitic pole at the cascode node of transistors $M_{N2}$ and $M_{N4}$. This phenomenon is explained in more detail in section 4.3.2. Note the presence of transistors $(M_{P5}, M_{P8})$. These are not essential but help reduce the size of the capacitance at the parasitic mirror node for HF applications. $(M_{P5}, M_{P8})$ can be say 4 times smaller than $(M_{P5}, M_{P6})$, with a corresponding increase in their $V_{\text{on}}$ voltage by a factor of 2. Typically,
for a PMOS input stage as shown, the drain-bulk junction capacitance can be larger than the gate-source capacitance of each of the NMOS mirror transistors \( \left( M_{N_5}, M_{N_6} \right) \). Thus, the addition of \( \left( M_{P_5}, M_{P_8} \right) \) replaces the contribution of \( C_{db_{MP5(6)}} + C_{gd_{MP5(6)}} \) with \( C_{db_{MP7(8)}} + C_{gd_{MP7(8)}} \) which is about a quarter the size.

Although the input voltage of the PMOS differential pair can vary up to a maximum of \( \pm \sqrt{2} \cdot V_{onP} \) before slewing, the minimum allowed input reference level is not set by \( \sqrt{2} \cdot V_{onP} \) but by the minimum voltage span needed to keep the series of MOSTs \( M_{N_5} \) to \( M_{P_5} \) in their active regions. Hence, \( V_{ref} > 2 \cdot \left( V_{on} + V_{margin} \right) = 600 \text{mV} \).

With a current mirror factor \( M \), the input referred noise variance becomes:

\[
\bar{v}_n^2 = \frac{16}{3} \cdot k \cdot T \cdot \left( \frac{1}{g_{mp_5}^0} + \frac{g_{m_{N_1}} + g_{m_{P_1}}}{M^2 \cdot g_{mp_5}^0} \right) \cdot \Delta f.
\] (4.4)

The contribution of the cascodes can become significant at higher frequencies but have been left out of (4.4). For similar load conditions as the telescopic OTA, the current mirror OTA (with \( M = 1 \)) generates about double the noise of the telescopic.

### 4.1.1.3 Folded OTA

The third type of primary OTA structure is the folded cascode OTA [37]. This OTA is used with the same design aim as the current mirror OTA, i.e. increased output range when the same reference voltage is used at the input and the output. It has a strong similarity in structure to the current mirror OTA, with the mirror being replaced by current folding. The folded OTA, however, has a lower DC gain than the telescopic or current mirror OTAs. This is because, although the \( g_m \) is the same for the same input DC bias current, the output resistance is lower. Here too, transistors \( \left( M_{P_7}, M_{P_8} \right) \) have been added to reduce parasitic capacitance at the folding

![Fig. 4.4 Fully differential folded cascode OTA.](image-url)
node and, specifically for the folded OTA, to increase the resistance of the PMOS input stage as seen by the folded node and hence increase the overall output resistance. The DC gain becomes:

\[ A_0 = -g_{m_{MP6}} \left( \left[ g_{m_{MN4}} \cdot r_{MN4} \cdot r_{MN2} \right] r_{MN6} \right) \left[ g_{m_{MPS}} \cdot r_{MPS} \cdot r_{MP6} \right] \left[ g_{m_{MP4}} \cdot r_{MP4} \cdot r_{MP2} \right]. \] (4.5)

Typically, the DC gain of a standard telescopic or current mirror OTA is in the order of 1000, whereas the gain of the folded cascode OTA depicted is in the order of 700. The main non-dominant pole is created at the folded cascode node with value:

\[ \omega_p = \frac{g_{m_{MN4}} + g_{m_{MPS}}}{C_{s+} + C_{s-} + C_{b+} + C_{b-} + C_{b+} + C_{b-}}. \] (4.6)

It is important, when designing the folded cascode OTA, to ensure that the current in the output stage is always greater than the current flowing in the input stage, or else the current source transistors \( M_{N1}, M_{N5} \) or \( M_{N2}, M_{N6} \) can be forced into their linear operating regions during slewing, requiring a long recovery time before normal linear settling operation of the OTA can resume. Typically, the current in the output stage is up to 25% larger than in the input stage. Since the current mirror is replaced by a current source in the first stage, the minimum reference can go as low as \( V_{on} \), meaning the inputs can go right down to \( V_{SS} \). Finally, the noise power generated by the folded OTA is about the same as that of the current mirror OTA (with \( M = 1 \)) for equal loads.

### 4.1.1.4 General Conclusions for the Three Primary OTA Stages

For similar applications, requiring similar bandwidth OTAs, the telescopic OTA uses only half the power and generates only half the noise of either the current mirror or folded OTAs. The main reason for using either the current mirror or folded OTAs is increased signal range, especially when the input and output reference voltages are the same. Although, in theory, the input and output current biasing can be different, in practice they are chosen about the same (with the folded OTA needing some extra output current as explained above), with similar \( V_{on} \)'s being used throughout. Sometimes the three primary OTA stages are referred to as load compensated OTAs, since the load capacitance determines the gain-bandwidth \( \left( \frac{g_m}{C_{L_{off}}} \right) \).

When the extra flexibility is needed of a dual-stage OTA, the current mirror OTA is preferable to the folded for a number of reasons. For similar sizing, the current mirror OTA provides almost double the DC gain of the folded and the non-dominant pole at the current mirror node of Fig. 4.3 is higher in frequency than at the folded node of Fig. 4.4. It is not recommended, however, using the current mirror OTA for single-ended applications in which a second (PMOS) current mirror is used for the differential to single-ended conversion. This adds an extra pole and feedforward zero to the transfer. A proposal to get around this is presented in section 10.4. For either dual-stage OTA, the designer should use a PMOS input stage with NMOS current mapping. This ensures that the reference voltage can be chosen low which is often desirable in that (a) the non-dominant OTA pole is created at a NMOS current mapping node, and (b) NMOS only switches can be used at all the virtual earth and reference nodes. A final point with respect to high frequency applications is that the Miller capacitance occurring
at the gate-drain overlap in the current mirror OTA \( C_{g_{dM2}} \) is only half that of the folded OTA \( C_{g_{dM2}} + C_{g_{dM6}} \). That this Miller capacitance can become a serious problem will be illustrated in section 4.3.2. The minimum input voltage for the folded-cascode OTA is lower than for the current mirror OTA, which can reach down to ground level.

### 4.1.2 OTA Cascade Stages

The designer may want improvement in DC gain without loss of signal range. The most popular way of achieving this is by adding pre- or post-cascade stages. The main aim of the pre-cascade stage is to provide a “\( g_m \) boost” either through buffering or a pre-gain. This stage has a low gain and a wide bandwidth. On the other hand, the main aim of the post-cascade stage is to gain up the output signal, while usually providing for extra output signal range. This stage includes a forward coupling capacitance which determines the overall closed-loop bandwidth of the OTA circuit. These pre- and post-cascade stages are flexible enough that they can be applied to all three primary OTA stages. The various forms of both types of stage are presented in the following.

#### 4.1.2.1 Pre-buffer Stage

Fig. 4.5(a) shows the pre-buffer stage. Although any combination of NMOS or PMOS transistors can be used for the pre-buffer stage and following differential input, a principal design requirement is to be able to use equal input and output common mode levels. Preferably, a telescopic second stage is employed to avoid the extra power/area/speed overheads of the current mapping OTAs of sections 4.1.1.2 and 4.1.1.3. This limits the design to a PMOS buffer with a
PMOS input differential pair or an NMOS buffer with NMOS differential pair. Of these, the latter is the better choice for a number of reasons. The NMOS buffer stage has less than a 1/3 of the input capacitance of a PMOS stage for the same $g_m$, maximizing the speed of the overall OTA. The non-dominant pole at the buffer output is also minimized by following it up with an NMOS telescopic OTA stage.

Consider, a buffered NMOS OTA such as shown in Fig. 4.5(a); the minimum common mode reference level that can be chosen is:

$$V_{ref} > 2V_{T_n} + 3V_{on_n}. \quad (4.7)$$

Furthermore, if a singly cascoded telescopic OTA stage is chosen, as exemplified by Fig. 4.5(a), the minimum output level that can be tolerated is $V_{ref} = -2V_{T_n}$. Hence, the maximum symmetrical voltage swing with respect to $V_{ref}$ becomes:

$$V_{max} = \pm 2V_{T_n}. \quad (4.8)$$

Equivalently, for a PMOS buffer with a PMOS differential pair, the maximum signal swing is $\pm 2V_{T_p}$, whereas the minimum reference level that can be chosen is $V_{ref} > 2V_{T_n} + 2V_{on_n}$.

### 4.1.2.2 Pre-gain Stage

This type of stage, illustrated in Fig. 4.5(b), uses a simple pre-amplifier to boost up the signal delivered to the main amplifier (preferably a telescopic OTA stage, as discussed in 4.1.2.1). It also serves to buffer the input. The common gate NMOS load is a more elegant solution than the more traditional NMOS diode load, since it shields the telescopic OTA stage inputs from supply voltage variations. Furthermore, the input stage gain of $(g_{mN4} + g_{nbN4})/(g_{mN6} + g_{nbN6})$ can be set quite accurately due to the matching of like transistors. The minimum value for the reference level is $V_{ref} > V_{T_n} + 2V_{on_n}$. A positive feature of this stage is that there is no requirement to have the output tied to the input like for the pre-buffer stage of Fig. 4.5(a), since the

![Fig. 4.6 Folded OTA with Miller coupled output stage.](image-url)
input level of the second stage is set independently by the common-gate bias level $V_{\text{reft}}$ rather than the common-mode reference level $V_{\text{ref}}$. Hence, the signal range can span $V_{\text{ref}} + 2V_{\text{onp}}$ up to $V_{\text{DD}} - 2V_{\text{onp}}$ with $V_{\text{reft}}$ set in between.

### 4.1.2.3 Miller Output Stage

Fig. 4.6 shows an implementation of a folded OTA together with a Miller coupled output stage. A large increase in DC gain is possible, through the multiplication of the gains of the folded stage and Miller stage. A cascoded output common source stage is used. The equivalent AC diagram is in Fig. 4.7. The dominant (open-loop) pole of this OTA - created at the interface of the folded and Miller stages - is given by:

$$\omega_{p1} = -\frac{1}{r_{\text{mid}}(C_{\text{mid}} + g_{\text{out}} \cdot r_{\text{oL}} \cdot C_{\text{c}}) + r_{\text{oL}} \cdot C_{L}},$$

where:

$$r_{\text{mid}} = g_{\text{mMN4}} \cdot r_{\text{oMN4}} \cdot r_{\text{vMN2}} \cdot g_{\text{mMP4}} \cdot r_{\text{oMP4}} \cdot r_{\text{vMP2}}$$

$$r_{\text{oL}} = g_{\text{mMN6}} \cdot r_{\text{oMN6}} \cdot r_{\text{vMN5}} \cdot g_{\text{mMP11}} \cdot r_{\text{oMP11}} \cdot r_{\text{vMP9}}$$

$$C_{\text{mid}} = C_{\text{dbMN4}} + C_{\text{gdMN4}} + C_{\text{dbMP4}} + C_{\text{gdMP4}} + C_{\text{gsMN5}} + C_{\text{dbMN7}} + C_{\text{gdMN7}} \left(1 + \frac{g_{\text{gsMN5}}}{g_{\text{gsMN6}} + g_{\text{bMN6}}} \right)$$

$$g_{\text{out}} = g_{\text{mMN5}}.$$

The first non-dominant pole is created at the output due to the localized closed-loop second gain stage. The equation for this pole can be simply set up with the aid of equation (3.10):

$$\omega_{p2} = -\frac{g_{\text{out}}}{C_{L}(1 + g_{\text{mid}}C_{\text{c}}) + g_{\text{mid}}},$$

Finally a RHP zero, due to the feedforward path in this second stage, is created at:

$$\omega_{z} = -\frac{1}{C_{c}(\frac{1}{g_{\text{out}}} - r_{\text{mil}})},$$

where $r_{\text{mil}}$ is the linear “on” resistance of $M_{N_7}$, $r_{\text{onMN7}}$. By changing the W/L of $M_{N_7}$, it is possible to either set $\omega_{z}$ to zero or, else say, to allow $\omega_{z}$ cancel $\omega_{p2}$. Note, the combination of $\omega_{p1}$ and $\omega_{p2}$ gives the familiar open loop pole-splitting where, as $C_{\text{c}}$ increases from zero, $\omega_{p1}$ decreases in frequency while, at the same time, $\omega_{p2}$ increases in frequency.
The inclusion of $r_{on\text{MN7}}$ avoids the creation of a RHP zero which would deteriorate the phase margin by the same amount as a LHP pole at the same frequency [37], [38]. However, it is difficult to control the exact value of $\omega_Z$. Typically, $C_c$ is a capacitor created with interconnect which has poor tracking with $r_{on\text{MN7}}$. In fact, $\omega_Z$ can vary by as much as $\pm20\%$ across PVT due to the variability of the linear $r_{on\text{MN7}}$ and the poor tracking with $C_c$, even if gate-oxide capacitors are used to create $C_c$. Indeed, making $r_{on\text{MN7}}$ nominally equal to $C_c$ (in order to remove the zero altogether) is not a good idea, since the zero can drift into the RHP with variations in PVT and reduce the phase margin of the amplifier considerably.

4.1.2.4 Ahuja Output Stage

Although the standard Miller OTA has always been a popular choice for 2-stage cascaded OTAs, the OTA with Ahuja output stage [39] is proving more popular for modern day digital CMOS processes, particularly for low voltage operation [38]. The Ahuja output stage, sometimes called a cascoded Miller stage, is illustrated in Fig. 4.8 in combination with a folded OTA. No linear MOS resistor is needed, instead use is made of the well controlled $g_m$ of a common gate MOST in the OTA primary stage. Since the class A output of the OTA primary stage contains both N- and P-cascoding, a choice exists of either using the NMOS (folded node) or PMOS (cascoded DC current source node) for connecting $C_c$ to the output. These two cases have been split up into Type I (Fig. 4.8(a)) and Type II (Fig. 4.8(b)), respectively. To simplify the analysis of the folded OTA with Ahuja output stage, an AC equivalent circuit is given in Fig. 4.9.

![Fig. 4.8 Half Folded OTA with Ahuja output stage showing](image)

(a) Type I, feedforward coupling via folded node, and
(b) Type II, feedforward coupling via cascoded current source node.
4.1. Review of Amplifier Architectures

The DC gain of the complete OTA is the same as the Miller, namely:

\[ A_0 = \frac{g_{m_{in}} g_{N_{Casc}} g_{out}}{g_{m_{mid}} g_{cL} + g_{o_{fold}} g_{cL}} \equiv \frac{g_{m_{in}}}{g_{e_{mid}} g_{o_{L}}} \cdot \] (4.13)

In the Type I Ahuja OTA of Fig. 4.8(a), the AC feedforward path is tapped off the signal carrying half of the primary OTA stage. For the folded OTA, this means connecting \( C_c \) to the folded node. This is also possible with the other primary OTA stages; for instance in the current mirror OTA of Fig. 4.3, this would mean tapping the drain of \( M_{N_1}, M_{N_2} \). On the other hand, in the Type II Ahuja OTA, the AC feedforward path via \( C_c \) is tapped off the cascode node of the DC current source of the primary OTA output stage. For the folded OTA with PMOS input differential stage of Fig. 4.8(b), \( C_c \) is tapped off the P-cascode point between \( M_{P_1} \) and \( M_{P_2} \). The Type II Ahuja is the more robust implementation.

Assuming for each MOST \( g_m \gg g_o \), the three main poles of this OTA can be ascertained. Firstly, the dominant pole is just the same as for the Miller (equation (4.9)), which is essentially the Miller gained up \( C_c \) in combination with the folded OTA output conductance. The first non-dominant pole is created by the \( g_m \) of the output stage with the effective capacitance it sees, namely:

\[ \omega_{p2} \equiv -\frac{g_{out}}{C_{cL}} \frac{1}{C_{mid} + C_{cL}} \cdot \] (4.14)

Note how this pole is slightly higher than the Miller non-dominant pole of (4.10) due to the influence of the current buffer in series with \( C_c \) in the feedback of the Miller (which is essentially the extra feature of the Ahuja over the standard Miller) - see Fig. 4.9. The feedback factor has been reduced to just \( C_c/C_{mid} \). A second non-dominant pole is created in this architecture by the input resistance of the current buffer transistor \( \frac{1}{g_{m_{cas}}} \) of either \( M_{N_3} \) of Fig. 4.8(a), or \( M_{P_3} \) of Fig. 4.8(b)) in combination with the series combination of \( C_c \) and \( C_L \), namely:

\[ \omega_{p3} \equiv -\frac{g_{m_{cas}}}{C_{cL}} \frac{1}{C_c + C_{cL}} \cdot \] (4.15)

In summary, the Ahuja is a Miller amplifier with some extra advantages gained through implementing the Miller resistance with a current buffer, instead of a MOST operating in its

![Fig. 4.9 Equivalent AC model for folded OTA with Ahuja output stage showing addition of current buffer over that of standard Miller.](image-url)
linear operating region. Complicated control circuitry is avoided, such as may be needed in the standard Miller OTA, to keep the Miller resistance constant under all operating conditions. The Type II Ahuja, in particular, is the more robust design, where $C_c$ is attached to a common gate MOST which carries essentially a constant current. This gives a relatively constant $g_m$ independent of signal current fluctuations. Furthermore, the Ahuja overcomes the following problems associated with the Miller OTA with active linear MOST resistor: reduced PSRR due to a) $C_c$ being directly coupled to the gate of the common source output stage, and b) the gate of the MOST resistor being directly tied to $V_{DD}$. Lastly, since the linear MOST resistor is non-linear with output voltage fluctuations, it means there is asymmetry between both halves of the differential Miller OTA giving distortion.

Finally, even when the Miller and Ahuja output stages are applied to fully-differential amplifiers, they are still sensitive to noise on the $V_{SS}$ line, with a consequent degradation in PSRR particularly at high frequencies. The PSRR can be improved with extra circuit complexity by converting either the Miller or Ahuja output stage into a differential-pair stage. The conversion of the Ahuja output stage is shown in Fig. 4.10. The transconductance of the output stage is essentially preserved, even with power supply variations. The down side is that another CMFB loop is needed for the output stage, separate from the input stage. Furthermore, since the headroom is reduced by an extra $\pm V_{on}$, the NMOS cascodes ($M_{N8}$ of Fig. 4.8) have been removed, reducing the overall gain.

4.2 The Dual-Input Telescopic OTA

The OTA determines to a large extent the overall performance of the SC circuit. Single-stage OTAs are often used in high-frequency SC applications because of their high power efficiency and low noise. The most common form of single-stage OTA is the telescopic OTA which was
presented in its many forms in section 4.1.1.1. This structure is firstly quickly reviewed in a SC context for reference before the improved dual-input version with improved efficiency is dealt with.

### 4.2.1 The SC Single-Input Telescopic OTA

The most straightforward amplifier technique for SC applications is the single-input telescopic OTA (SITO), which is essentially a differential-pair with a cascoded output stage. An example of a SITO with a PMOS input-stage is illustrated in Fig. 4.11. It is configured as a high-speed double-sampling sample-and-hold which was first introduced in the discussion on δ-Ω SC techniques in Chapter 2. For this discussion, an NMOS input-stage could also be chosen but the advantage of a PMOS input-stage is that it enables the use of a low reference voltage ($V_{ref}$) and hence the use of NMOS-only switches. Switches with relatively small aspect ratios can be used which results in smaller clock-feedthrough, particularly when low-value signal capacitors are needed.

Since the SITO gives a predominantly first order response, the gain-bandwidth product of the SITO is given by:

$$GBW_{SITO} = \frac{g_{mp}}{C_{L_{eff}}}$$

(4.16)

Here $g_{mp}$ is the transconductance of the input stage and $C_{L_{eff}}$ is the effective load capacitance after equation (3.7). The second important parameter of the OTA is the open-loop DC gain, $A_0$. For the SITO, $A_0$ is given by:

![Fig. 4.11 Single-input telescopic OTA (SITO) in double-sampling S&H configuration.](image-url)
where \( r_{op} \) and \( r_{on} \) are the small-signal output resistances looking back into the PMOS side and NMOS side, respectively. Typically, for a good design, \( r_{op} \) is made approximately equal to \( r_{on} \).

### 4.2.2 SC DITO Architectures

The approach proposed here for improving amplifier bandwidth and gain is a dual-input telescopic OTA (DITO) and is based on a single amplifier topology [P.3]. The DITO is created by the splitting up of the NMOS current source (transistors \( M_N \) and \( M_N' \)) of the SITO so that it acts as an NMOS input differential pair. The first variant of DITO - referred to as DITO\(_A\) shown in Fig. 4.12 in a high-speed S&H configuration - includes the further addition of a current source which is slotted in below the NMOS differential-pair. For comparison, similar device geometries are assumed as for the SITO of Fig. 4.11. The sample-and-hold feedback capacitors, \( C \), are split in 2 between the top and bottom halves of the DITO. The sample-and-hold functionality is now mirrored between the top half of the OTA with a PMOS input-stage \((M_P, M_P')\) and the bottom half of the OTA with an NMOS input stage \((M_N, M_N')\).

Two further variations of the DITO are illustrated in Fig. 4.13. DITO\(_B\) is formed by

---

**Fig. 4.12** Dual-input telescopic OTA (DITO\(_A\)) in double-sampling S&H configuration.
Fig. 4.13 Derived forms of the DITO: (a) DITO$_B$, and (b) DITO$_C$. 
removing the PMOST and NMOST tail stages and converting it to Class A/B operation. Consequently, a lower supply voltage can be used, while it has the inherent advantage that no separate common-mode feedback (CMFB) loop is necessary. Finally, DITO\textsubscript{C} uses a single set of capacitors (not split in 2 as for DITOs A and B), and a single reference. The gates of \( M_N \) and \( M_P \) are connected together as are the gates of \( M'_N \) and \( M'_P \). This too has the advantages of a low \( V_{DD} \) and no separate CMFB being needed. However, its signal range is limited and the references for the P- and N-inputs can’t be set independently as for DITOs A and B.

A concern for high frequency differential applications is CMFB, since it is difficult to create differential and common-mode feedback loops which work independently. Differential settling, in particular, can be affected by the settling of the CMFB loop, and the CMFB capacitors create an extra load at the output of the OTA. DITOs B and C, when applied in double-sampling \( \delta-Q \) filters, have inherent CMFB, making them particularly suitable for high-frequency differential applications.

From a realization point of view, DITO\textsubscript{A} and DITO\textsubscript{B} are more suitable for CMOS processes with no available poly-poly capacitor option \[P.3\]. Although the capacitors and switches are equally divided between the top and bottom parts of these DITOs, extra routing is necessary to connect up the doubled number of capacitors and switches. When poly-metal (sandwich or filament) capacitors are used to realize the SC circuits, the area occupied by this extra routing is small compared to the area of the poly-metal capacitors themselves and is not considered a big overhead. On the other hand, when a capacitor option is available, DITO\textsubscript{C} is more suitable for a compact solution \[P.6\].

### 4.2.3 Design Considerations

A few points can be made about the design of the DITO. The indicated DC tail-current, \( I \), is effectively used twice in the DITO, once for the P-input stage and once for the N-input stage. Since the device geometries are the same as those of the SITO of Fig. 4.11, the GBW of the DITO becomes:

\[
\text{GBW}_{\text{DITO}} = \frac{g_{m_n} + g_{m_p}}{C_{L\text{eff}}},
\]

where \( C_{L\text{eff}} \) is the same defined effective load capacitance as for the SITO. This improvement in \( \text{GBW} \) of the DITO with respect to the SITO (see (4.16)) can be achieved with no extra current consumption and no extra hardware. Practically, the DITO gives a factor of 2 improvement \( \left( g_{m_p} = g_{m_n} \right) \) in \( \text{GBW} \) for the same bias current, \( I \). Since the addition of the 2 extra transistors can be interpreted in the same way as the doubling of the aspect ratio of the P-input transistors of the SITO amplifier (to maintain equal device current densities, \( g_{m_p} \) of the SITO should be doubled by doubling the \( W/L \) of the P-input stage and doubling the tail current, \( I \), a power saving of 50\% can be achieved when compared to the SITO under the same load conditions. Furthermore, the slew-rate is double that of the SITO for equal bias current and load conditions, since the DITO can draw or deliver the full bias current, \( I \), into the load. This is particularly beneficial in high frequency SC applications, where slew-rate settling time can occupy a large proportion of the total available settling time (section 3.4.3).
4.2. The Dual-Input Telescopic OTA

Another consequence of doubling the input transconductance for the same bias current of the DITO is that the open-loop DC gain is also doubled:

\[ A_{0\text{DITO}} = \left( g_{m_p} + g_{m_n} \right) \left( r_{n_p} \// r_{n_n} \right). \]  

(4.19)

A graphical summary of the small signal improvements of the DITO over that of the SITO is presented in Fig. 4.14. Only the open-loop bandwidth (\( \omega_{\text{ol}} \)) of both the SITO and the DITO is the same for similar biasing and device dimensions, where:

\[ \omega_{\text{ol}} = \frac{1}{C_{\text{eff}} \left( r_{n_p} \// r_{n_n} \right)}. \]  

(4.20)

4.2.4 Amplifier Noise

Firstly, for reference, the noise contribution of the SITO is calculated using the single-ended equivalent noise model of Fig. 4.15(a). The two important noise contributors are from the input transistor \( M_{p} \), via RMS noise voltage \( v_{n_p} \), and the current source transistor \( M_{n} \), via RMS noise voltage \( v_{n_n} \). All other MOSTs either produce common-mode noise (tail-current) or relatively low noise that they can be neglected (cascodes). The total equivalent thermal noise variance referred to the OTA input is given by:

\[ \overline{v_{n\text{SITO}}}^2 = 2 \cdot \left( \frac{2 g_{m_p} v_{n_p}^2 + 2 g_{m_n} v_{n_n}^2}{g_{m_p}^2} \right) \Delta f, \]  

(4.21)

where the factor 2 arises from the differential operation of the OTA.

Fig. 4.15(b) shows the equivalent single-ended noise model of the DITO, where again the only noise contributors are transistors \( M_{p} \) and \( M_{n} \). However, \( M_{N} \) now acts as an input transistor in parallel with \( M_{p} \) and so the equivalent noise variance at the DITO input is:

\[ \overline{v_{n\text{DITO}}}^2 = 2 \cdot \left( \frac{2 g_{m_p} v_{n_p}^2 + 2 g_{m_n} v_{n_n}^2}{g_{m_p}^2 + g_{m_n}^2} \right) \Delta f. \]  

(4.22)

Assuming \( g_{m_p} = g_{m_n} \), then the total equivalent input noise variance for both differential OTAs
becomes:

\[
\frac{V^2}{n_{SITO}} = 4 \cdot \frac{V^2}{n_{p}} \cdot \Delta f ,
\]

(4.23)

whereas

\[
\frac{V^2}{n_{DITO}} = \frac{V^2}{n_{p}} \cdot \Delta f .
\]

(4.24)

From this it can be concluded that the DITO produces a quarter of the noise power of the SITO, assuming similar load capacitance, transistor geometries, and biasing currents are used.

Heuristically, the DITO can be envisaged as the folding down of the top half of the SITO to the bottom half and vice-versa. The net result is that for each differential output there is a current source of \( I / 2 \) connected between \( V_{DD} \) and the output and another current source of \( I / 2 \) connected between the output and \( V_{SS} \). These current sources do then nothing else except increase the power consumption of the OTA by 50% and quadruple the noise power produced by the OTA and so they may be discarded.

### 4.2.5 Signal Range

One of the problems often quoted with regard to the SITO is the required shift in common-mode level between input and output. Considering the P-input SITO illustrated in Fig. 4.11, and assuming a single PMOS cascode stage is used, then the output level can’t go any higher than the input common-mode level plus \( V_{T_p} - V_{on_p} \). Hence, for equal input and output common mode levels, the maximum signal range is just \( \pm V_{T_p} - V_{on_p} \). For a 3.3V supply and \( V_{T_p} \approx 0.7V \), this would imply a maximum swing of just \( \pm 0.5V \).

For DITO\(_A\) on the other hand, the input and output common-mode levels can be made the same (\( V_{ref\_cm} \)) and independent of the input common-mode levels of the P-input and N-input transistor pairs, namely \( V_{ref_p} \) and \( V_{ref_n} \). With single cascoding, the DITO maximum signal range is:

\[
V_{maxDITO_A} = \pm \left( V_{ref_p} - V_{ref_n} + V_{T_p} + V_{T_n} - V_{on_p} - V_{on_n} \right).
\]

(4.25)

The choices of \( V_{ref_p} \) and \( V_{ref_n} \) determine the common-mode input levels of the P-input and N-input stages, where:

\[
V_{ref_n} \geq V_{n} + 2 \cdot V_{on_n} \quad \text{and} \quad V_{ref_p} \leq V_{DD} - V_{T_p} - 2 \cdot V_{on_p},
\]

(4.26)

![Fig. 4.15](image) Single-ended equivalent noise models for (a) the SITO, and (b) the DITO.
in order to ensure that the input transistors and the tail-current sources remain in saturation for proper operation. Hence, the maximum signal voltage swing becomes:

\[ V_{\text{max}_{\text{DITO}_A}} = \pm \left( V_{DD} - 3V_{on_p} - 3V_{on_n} \right) \]  

This is the maximum voltage swing that can be processed safely by SC circuits based on DITO\(_A\). Note that in the Class A/B DITO\(_B\) variant, the signal range is increased by 2·\(V_{on}\) to

\[ V_{\text{max}_{\text{DITO}_B}} = \pm \left( V_{DD} - 2V_{on_p} - 2V_{on_n} \right) \].

Considering, for instance, the sample-and-hold circuit of Fig. 4.12, the inputs and outputs can be regarded intuitively as being on a sliding potentiometer, sliding up and down between \(V_{\text{ref}_p}\) and \(V_{\text{ref}_n}\). Through the use of \(V_{\text{ref}_p}\) and \(V_{\text{ref}_n}\) in this way, the complete circuit can be regarded as having one virtual common-mode reference voltage, namely \(V_{\text{ref}_{cm}}\). Note that this degree of freedom is removed for DITO\(_C\) of Fig. 4.13(b), due to the connecting together of the N- and P- inputs. The maximum swing is also reduced to just

\[ \pm \left( V_{T_p} + V_{T_n} - V_{on_p} - V_{on_n} \right). \]

In general, DITOs A and B are more suitable for video applications because of their larger potential signal handling capabilities and because these filters are often combined with digital signal processing where no poly-poly capacitor option is available to keep the die cost down. DITO\(_C\) is suitable, for instance, for radio IF processing, where signal handling is lower and where an analogue CMOS process with double-poly option is available.

### 4.3 Cascode Frequency Response Design Issues

The main purpose of cascoding is to increase amplifier gain. The cascode has already been examined extensively in this chapter in its application to the various amplifier architectures. The cost of cascoding is two-fold: 1) the frequency response of the amplifier is degraded and 2) the signal range is reduced [40]. The former is mainly a concern for HF applications. The latter is important for low voltage designs and will be further examined section 4.5.

This section deals with the frequency response of the cascode and, in particular, when it is used in SC amplifier stages. In 4.3.1, an examination is made of the effect of the frequency response of the cascode on the settling response of the SC amplifier stage. The relatively unknown phenomenon of low frequency Miller multiplication will be elucidated in 4.3.2. Neutralization as a way of reducing \(C_{gd}\) Miller multiplication will be addressed, finally, in 4.3.3.

#### 4.3.1 The Effect of Cascoding on the Closed-Loop Settling Response

For most applications, as described in section 3.2, the SC circuit incorporating the OTA is designed to have a predominantly first order settling response. Two types of SC circuit were distinguished in Chapter 2, namely the \(\delta-Q\) and \(QT\) SC circuits. In Fig. 4.16, the settling models for both of these types of SC circuit are illustrated. The feedback capacitor \(C_{fb}\) of the standard \(QT\) circuit of Fig. 4.17(a), creates a right half-plane Miller zero at a position of \(g_{m}/C_{fb}\). This is normally substantially higher than the \(GBW\) so as not to affect the step response of the SC circuit.

To help examine more exactly what cascoding does to the settling response, the model of
the cascoded OTA of Fig. 4.17 is used. The biggest trouble-maker is $C_{\text{cas}}$, which is the total effective capacitance at the cascode node to AC ground. It is approximated by:

$$C_{\text{cas}} = C_{gs_{\text{cas}}} + C_{d_{\text{in}}} + \left[1 + \frac{g_m}{g_{m_{\text{cas}}} + g_{mb_{\text{cas}}}}\right] C_{gd_{\text{in}}},$$

(4.28)

where $C_{gs_{\text{cas}}}$ is the gate source capacitance of the cascode MOST, $C_{d_{\text{in}}}$ the diffusion capacitance at the cascode node, and $C_{gd_{\text{in}}}$ the gate drain overlap capacitance of $M_{\text{in}}$. $C_{\text{cas}}$ is responsible for creating a parasitic pole and zero which slow up the settling response of the SC circuit. Note that the factor $\left[1 + g_m / g_{m_{\text{cas}}} + g_{mb_{\text{cas}}}\right]$ is a Miller multiplication factor for high frequency operation, where it assumed that the impedance seen at Out is low. This subject will be treated in more detail in sections 4.3.2 and 4.4.2.

The signal transfer of the QT circuit, including the model for the cascoded OTA, can be found after nodal analysis to be:

$$\frac{V_{\text{out}}(s)}{V_{\text{in}}(s)} = \frac{C_{\text{in}}}{C_{fb}} \frac{1 - s \tau_{\text{mil}(QT)} s^2 \tau_{\text{mil}(QT)} \tau_{\text{cas}}}{1 + s \tau_{\text{mil}(QT)} s^2 \tau_{\text{1st}(QT)} \tau_{\text{cas}}},$$

(4.29)

where

$$\tau_{\text{1st}(QT)} = \frac{1}{g_m} \left[\frac{C_L}{C_{fb}} \left(C_{fb} + C_{\text{in}} + C_{\text{in}_{\text{par}}}\right) + C_{\text{in}} + C_{\text{in}_{\text{par}}} \right],$$

$$\tau_{\text{mil}(QT)} = \frac{C_{fb}}{g_m}, \quad \tau_{\text{cas}} = \frac{C_{\text{cas}}}{g_{m_{\text{cas}}} + g_{mb_{\text{cas}}}}.$$  

(4.30)

Note that the dominant time constant, defined here as $\tau_{\text{1st}(QT)}$, can be recognized from (3.10) as the time constant for the first order response. The time constant $\tau_{\text{mil}(QT)}$ is created by the Miller effect through $C_{fb}$, and finally $\tau_{\text{cas}}$ is created at the cascode node through its capacitance, $C_{cas}$. Secondary poles due the output resistance ($r_o$) of the transistors can be ignored, since $1/g_m \ll r_o$. For the NMOS cascoded differential pair used in this example, and assuming a simple N-well CMOS process, backgate modulation effectively increases the transconductances of the cascode transistors. The backgate effect of the NMOS cascode can account for a
reduction of its input impedance by around 30%.

For comparison, the signal transfer of the $\delta$-$Q$ circuit of Fig. 4.16(b), after inclusion of the effect of the cascode, is found to be:

$$
\frac{V_{\text{out}}(s)}{V_{\text{in}}(s)} = \frac{1 + s \tau_{\text{mil}(\delta-Q)} + s^2 \tau_{\text{mil}(\delta-Q)}^2}{1 + s \tau_{\text{mil}(\delta-Q)} + s^2 \tau_{\text{mil}(\delta-Q)}^2} \tau_{\text{cas}}.
$$

(4.31)

Here, $\tau_{\text{cas}}$ is the same as for the $QT$ case, while:

$$
\tau_{\text{1st}(\delta-Q)} = \tau_{\text{mil}(\delta-Q)} = \frac{C_{\text{inpar}}}{g_m}.
$$

(4.32)

Two basic differences, assuming equal extrinsic loading, can be observed between equations (4.29) and (4.31) for the influence of the cascode on the closed loop response of $QT$ and $\delta$-$Q$ circuits. Firstly, the cascode in combination with the feedback capacitor $C_{fb}$ causes the $QT$ circuit to have double RHP zeroes which can cause a considerable reduction in phase margin if $C_{cas}$ is too large. On the other hand, the $\delta$-$Q$ has double LHP zeroes which don’t affect stability. Secondly, the non-dominant Miller pole is at lower frequencies in the $QT$ circuit $\left(\frac{C_{fb}}{g_m}\right)$ compared to the $\delta$-$Q$ $\left(\frac{C_{in}}{g_m}\right)$. In general, therefore, the cascode degrades the frequency response of the $QT$ circuit more than it does the $\delta$-$Q$ circuit.

The principle reason for using a cascode circuit is to increase the output resistance of the OTA, and hence its DC gain. It should be designed according to the criteria presented in section 3.3, i.e. a small $V_{\text{on}}$ voltage (with minimum gate length). The design should be such that it doesn’t significantly affect the settling response of the SC filter. $C_{cas}$ should be as small as possible so as not to degrade the frequency behaviour of the OTA. Since no extra electrical contact needs to be made with the cascode node, the source diffusion of the cascode may exactly overlap the drain diffusion of the MOST being cascoded (for instance, a MOST of the input differential pair) avoiding the use of metal contacts. In this way, the intermediate (at cas-

**Fig. 4.17** Simplified model for OTA including cascode:
(a) OTA half circuit, and (b) lumped AC model.
code node) diffusion capacitance is minimized by minimizing the distance between the gates.

In general, it can be stated that the cascode should be designed such that \( \tau_{\text{cas}} < \tau_{\text{mil}} \) and \( \tau_{\text{cas}} \ll \tau_{\text{lst}} \). The \( QT \) circuit has greater difficulty in meeting this requirement due to its inherently larger \( \tau_{\text{mil}} \).

### 4.3.2 Low Frequency Miller Multiplication

Referring to Fig. 4.18, the total resistance seen at the cascode node can be found using nodal analysis to be:

\[
R_{\text{cas}} = \frac{1}{\left(1 + g_{m_{\text{cas}}} + g_{m_{\text{in}}}\right) r_{o_{\text{cas}}} + r_L + r_{o_{\text{in}}}}.
\]  

(4.33) shows that \( R_{\text{cas}} \) is formed by \( r_{o_{\text{in}}} \) in parallel with the series combination of \( r_{o_{\text{cas}}} \) and \( r_L \) divided down by the gain of the cascode. The output impedance of the OTA is comprised of \( r_L \) in parallel with \( C_{L_{\text{eff}}} \). For SC circuits, \( r_L \) just represents the resistance seen at the P-side of the OTA which is very high (and should be nominally equal to the N-side), while \( C_{L_{\text{eff}}} \) is the total effective capacitance seen at the OTA output node. At high frequencies, the output impedance is dominated by \( C_{L_{\text{eff}}} \) and becomes small. Hence, the impedance seen at the cascode node becomes just \( \frac{1}{g_{m_{\text{cas}}}} \frac{1}{g_{m_{\text{in}}}} r_{o_{\text{cas}}} r_{o_{\text{in}}}} \), which is approximately just \( \frac{1}{g_{m_{\text{cas}}}} \). However, at low frequencies approaching DC, the OTA output impedance is dominated by \( r_L \) and is very large. This reveals the crux of the problem, since the gain from the input node to the cascode node also increases rapidly towards lower frequencies. In fact, the gain to the cascode node at DC becomes:

\[
A_{0(\text{cas})} = \frac{V_{\text{cas}}}{V_{\text{in}}} = g_{m_{\text{in}}} r_{o_{\text{in}}},
\]  

which is the full gain of the input transistor \( M_{\text{in}} \). This means that the gate-drain overlap capac-
4.3. Cascode Frequency Response Design Issues

The Miller multiplication of $M_{in}$ gets Miller multiplied by $g_{m_{in}} \cdot r_{o_{in}}$. For an OTA with NMOS input transistors, the effective $C_{gd_{in}}$ can increase by 20-30 to become even larger than $C_{gs_{in}}$.

4.3.3 Neutralization

One technique to reduce the effect of low frequency Miller $C_{gd}$ multiplication is neutralization through the use of source and drain tied cross-coupled MOSTs [41], such as shown for a SITO in Fig. 4.19. Each cross-coupled MOST is half the size of each input stage MOST so that its combined $C_{gd}$ and $C_{sd}$ overlap capacitances match $C_{gd_{in}}$ of an input MOST. The technique depends on the exact differential operation of the circuit, where the parasitic signal dependent current that flows in the Miller multiplied $C_{gd_{in}}$ is cancelled by an opposite phased parasitic signal dependent current that flows through the capacitor connected from the cascode node to the gate of the opposite input MOST. Note too, that neutralization is also useful for reducing non-linear effects like kick-back (such as in comparators) where switching noise from a subsequent switching stage couples back into the differential pair of the previous stage.

Another example of the application of neutralization is illustrated in Fig. 4.20 for a low voltage Miller OTA. Here, no cascoding is permissible due to limited signal range. Hence, $C_{gd_{in}}$ of each input MOST is multiplied up by $g_{m} \cdot r_{o}$ for all frequencies. Neutralization has an obvious benefit for this application, since the effective parasitic Miller capacitance at each output of the first stage is reduced from $g_{m} \cdot r_{o} \times C_{gd_{in}}$ to just approximately $2 \times C_{gd_{in}}$.

The use of neutralization brings with it some disadvantages. It causes an increase in the capacitance at the drains of the input MOSTs. For the examples of the SITO and Miller OTA given, neutralization impacts stability due to the reduction in frequency of the OTA non-dominant pole. The area of the input stage is also almost doubled and the layout more complicated due to the need for interweaving the input stage MOSTs with cross-coupled MOST capacitors for maximum effectiveness.

![Fig. 4.19 Neutralization using cross-coupled MOSTs.](image-url)
4.4 Boosting the \( g_m \) of a Cascode Stage using Active Feedback

Active cascode feedback increases the gain of the cascode by the gain of the feedback amplifier without the need for Miller compensation capacitors for stability. To reduce low frequency Miller multiplication, the dynamic time constant at the drains of the input MOSTs needs to be reduced. One method already explored was that of neutralization in section 4.3 as part of a generalised cascode design strategy. Instead of concentrating on the Miller capacitance, a better design strategy is the boosting of the \( g_m \) of the cascodes with active feedback. Obviously cascading must be allowed in the circuit before this technique can be applied. One exception is the low voltage Miller OTA, so that neutralization, for instance, is the best solution here.

Active cascode feedback (in what is termed a regulated cascode, or RGC [42], [43]) is examined in this section with particular emphasis being placed on high frequency performance and its ability to reduce low frequency cascode Miller capacitance multiplication.

4.4.1 The RGC with High Frequency Design Considerations

The functional implementation of the RGC is illustrated in Fig. 4.21(a). The simplest embodiment of such a differential RGC is demonstrated in Fig. 4.21(b) using two common source amplifiers.

The differential half circuit of the SITO with active feedback cascode is shown in Fig. 4.22(a) together with the parasitic capacitors. The associated small signal model is given in Fig. 4.22(b) which includes the output resistors of each stage. The dominant poles and zero have been calculated using the small signal model. It is again assumed that for each stage \( g_m \gg g_o \) (normally a factor of about 30), whereas \( g_{mb,cas} \) is only a few times larger than \( g_{mb,cas} \) due to the large body effect of the NMOS cascode. Hence, \( g_{mb,cas} \) is included in the calcula-

![Fig. 4.20 Neutralization applied to a low voltage Miller OTA.](image)
4.4. Boosting the $g_m$ of a Cascode Stage using Active Feedback

For the calculation of the node resistances and DC gains, $g_m$ and $r_o$ are used while all capacitances are set to zero.

The resistance seen at the output node is:

$$R_{out} = r_{ot} \left[ r_{ot} + r_{cas} + r_{ot} \cdot r_{cas} \cdot (g_{mb_{cas}} + (1 + g_{m_A} \cdot r_{ot}) \cdot g_{m_{cas}}) \right].$$  \hspace{1cm} (4.35)

In what follows, it is assumed that $C_{gd_{cas}} \ll C_L$. The dominant open loop pole frequency is:

$$\omega_p \equiv \frac{1}{R_{out} C_L}. \hspace{1cm} (4.36)$$

Since the gate of the cascode is no longer at AC ground due to the intervention of the active feedback, an extra pole and LHP zero is introduced by the feedback OTA [46]. The two principal non-dominant poles and non-dominant LHP zero are calculated to be:

$$\omega_{p_2} \equiv \frac{g_{m_A} + g_{mb_{cas}}}{C_{g_A} + C_{g_{in}} + C_{g_{cas}} + \frac{g_{mb_{cas}}}{g_{m_{cas}}}} \hspace{1cm} (4.37)$$

$$\omega_{p_3} \equiv \frac{g_{m_A} + g_{mb_{cas}}}{C_{g_A} + C_{g_{in}} + C_{g_{cas}} + \frac{g_{mb_{cas}}}{g_{m_{cas}}}} \hspace{1cm} (4.38)$$

$$\omega_z \equiv \frac{g_{m_A}}{C_{g_A} + C_{g_{in}} + C_{g_{cas}} + \frac{g_{mb_{cas}}}{g_{m_{cas}}}} . \hspace{1cm} (4.39)$$

From the above equations, a high frequency pole-zero doublet is created by the RGC, namely $\omega_{p_2}$, $\omega_z$. These frequencies are fairly closely matched and is a characteristic of gain boost amplifiers in general [46]. The second non-dominant pole ($\omega_{p_3}$) is at least 4 times higher than the pole/zero doublet and can be ignored. If not properly designed, the pole/zero doublet can create a slow settling component in the closed loop settling response of the complete amplifier.

Fig. 4.21 Differential RGC applied to a SITO (a) and the simplest embodiment of such (b).

tions for the non-dominant poles and zeros. For the calculation of the node resistances and DC gains, $g_m$ and $r_o$ are used while all capacitances are set to zero.
The magnitude of this slow settling component relative to the final value of the step response of the complete amplifier is given by \( \omega_\text{cl} \beta_\text{fb} \) (4.40):

\[
|k_\text{slow}| = \left| \frac{\omega - \omega_p^2}{\omega_\text{cl} / \beta_\text{fb}} \right|
\]

where \( \omega_\text{cl} \) and \( \beta_\text{fb} \) are the closed loop bandwidth and feedback factor of the main amplifier, respectively. For correct settling performance, \( k_\text{slow} \) should be smaller than the static settling error \( \epsilon_s \) (see equation (3.3)). Reducing the dimensions of the RGC amplifier to such an extent that a low frequency pole-zero doublet plays any role in the settling response of the overall amplifier is a poor strategy, since there is only a narrowband of \( |\omega - \omega_p^2| \) for which some sort of cancellation of the pole \( \omega_p^2 \) occurs to make the amplifier emulate a much faster first order response. Due to a lack of good tracking between \( \omega_\text{cl} \) and \( \omega_p^2 \), such cancelling can’t be guaranteed over PVT.

To ensure that the settling response of the complete amplifier is not affected by the doublet, the time constant of the doublet must be smaller than the time constant of the complete amplifier. Furthermore, for good stability, the frequency of the doublet should be lower than the non-dominant pole of the complete amplifier. These are, generally, easy conditions to meet.

**Fig. 4.22** OTA half circuit with RGC (a), and small signal model (b).
4.4. Boosting the $g_m$ of a Cascode Stage using Active Feedback

In practice, since the load capacitance of the complete amplifier is much larger than that of the RGC allowing small currents and transistor sizes for the RGC compared to the main amplifier itself. The main amplifier can be optimized for maximum $GBW$ practically independent of the active feedback RGC amplifiers. The RGC amplifiers are then designed to provide a large DC gain with the same current densities as in the main amplifier but scaled transistor widths.

In general, it can be stated that the RGC applied to standard OTAs (such as the SITO, or folded cascode) offers a great alternative to the use of cascade gain stages such as discussed in 4.1.2. The benefits are fewer stages, less power, and better stability (and thus higher frequency performance) than OTAs using cascaded stages. They are also a better alternative to double and triple cascades, since such cascades demand too much headroom in modern day processes. Low voltage RGC alternatives for high speed will be discussed in 4.5.

4.4.2 Reducing Low Frequency Miller Multiplication

The RGC is more than just a gain boost - it boosts the $g_m$ of the cascodes by increasing its value by the gain of the active feedback amplifier, which in the case of the of Fig. 4.21(b) is circa 25-30dB. Hence, the low frequency Miller multiplication of $C_{g_{ds}}$ is reduced by 25-30dB. This offers a better alternative to neutralization for high speed applications, since neutralization loads the cascode nodes enormously. As shown by the following equation for the resistance looking into the cascode node, the effective transconductance of the cascode has been increased by a factor of $(1+A)$ due to the active feedback:

$$R_{cas} = \frac{1}{[1+(1+A)g_{m_{cas}}+g_{mb_{cas}}]r_{cas}^{-1}} - \frac{1}{r_{cas}^{-1}+r_{e}} - \frac{1}{r_{e}}.$$

(4.41)

![Diagram](image)

**Fig. 4.23** DC gain to the cascode node, $A_{0(cas)}$, as function of effective load impedance, $|z_L|$. 

<table>
<thead>
<tr>
<th>A</th>
<th>Standard cascode</th>
</tr>
</thead>
<tbody>
<tr>
<td>B</td>
<td>RGC with $A = 1$</td>
</tr>
<tr>
<td>C</td>
<td>RGC with $A = 10$</td>
</tr>
<tr>
<td>D</td>
<td>RGC with $A = 30$</td>
</tr>
<tr>
<td>E</td>
<td>RGC with $A = 100$</td>
</tr>
</tbody>
</table>
To illustrate the reduction in low frequency Miller multiplication with active cascode feedback, Fig. 4.23 shows a graph of the DC gain to the cascode node \( A_{0(cas)} \) as a function of the effective OTA load impedance \( |z_L| \). As discussed in 4.3.2, the standard cascode has the worst performance for increasing output impedance. Here, for small values of \( |z_L| \), \( A_{0(cas)} \) converges to approximately -1, since the effective impedance at the cascode node converges to approximately \( \frac{1}{s_{mb}} \).

### 4.5 Low Voltage High Frequency RGC Architectures

This section begins by examining the suitability of RGCs to low voltages. Then the fairly common approach of using level shift buffers is presented together with its performance limitations. Next, two novel approaches are introduced for true low voltage high performance RGCs suitable for high frequency operation (i.e. the RGC is not operating in weak inversion). Note that the low voltage main amplifiers demonstrated in this section have no tail current source so to reduce the minimum \( V_{DD} \) by an extra \( V_{on} \).

#### 4.5.1 Suitability of RGCs for Low Voltage

RGCs are a good candidate for low voltage applications, as long as the active feedback amplifier can be designed to tolerate low voltages. In comparison to the standard cascode of section 4.3 with fixed biasing, the biasing of the RGC of section 4.4 is self-adaptive depending on the instantaneous current carried by the cascode MOST. For the standard cascode, the minimum output voltage for all MOSTs to remain in saturation is given by:

\[
V_{out(cas)} \geq \sqrt{\frac{I_{max}/2}{\frac{1}{2} \mu C_{ox} W_{(M_{in})} L_{(M_{in})}}} + \sqrt{\frac{I_{max}/2}{\frac{1}{2} \mu C_{ox} W_{(M_{cas})} L_{(M_{cas})}}}.
\]  

(4.42)

On the other hand, the minimum output voltage of the RGC is:

\[
V_{out(RGC)} \geq \sqrt{\frac{I_{max}/2}{\frac{1}{2} \mu C_{ox} W_{(M_{in})} L_{(M_{in})}}} + \sqrt{\frac{I/2}{\frac{1}{2} \mu C_{ox} W_{(M_{cas})} L_{(M_{cas})}}}.
\]  

(4.43)

Here, \( I \) is the OTA tail current, while \( I_{max} \) is the maximum current expected to flow to the output. Considering, for instance, that \( I_{max} \) can be double the value of \( I \) during OTA slewing, and assuming similarly sized \( M_{in} \) and \( M_{cas} \), then:

\[
V_{out(RGC)}_{min} \equiv \frac{3}{4} V_{out(cas)}_{min}.
\]  

(4.44)

#### 4.5.2 LV RGC using Level Shift Buffers

The conventional method for creating a LV RGC that avoids the active feedback transistors entering weak inversion is to employ a level shift buffer. This method is illustrated in Fig. 4.24 for a differential main amplifier with NMOS RGCs incorporating PMOS buffers. Looking at
say the RHS of the amplifier, the minimum output voltage becomes:

\[ V_{out_{\text{min}}} = V_{onM_{N4}} + \left( V_{gsM_{N6}} - V_{gsM_{P2}} \right) \]  

(4.45)

For an optimal design in terms of dynamic range, the term in brackets in (4.45) should be made equal to \( V_{onM_{N2}} \). However, because of varying PVT conditions, this equality cannot be guaranteed and so with \( V_{gsM_{N6}} - V_{gsM_{P2}} > V_{onM_{N2}} \), a safe design margin is to allow \( V_{gsM_{N6}} - V_{gsM_{P2}} = 2V_{onM_{N2}} \). This method has the advantage that the RGC will remain operational even during slewing of the input differential pair enabling the amplifier to recover quickly from fast transients.

A disadvantage of this method, with the addition of the level shift buffers, is that it increases the current consumption and area of the basic NMOS RGC amplifier by a factor of 4-5. It is only of real benefit for reducing the operational voltage of NMOS RGCs, since for PMOS RGCs it is difficult to guarantee that \( V_{gs_p} > V_{gs_N} \) under all circumstances. A further disadvantage is that the PMOS buffers significantly reduce the frequency of operation of the complete RGC. The non-dominant pole at the cascode node of the main amplifier is reduced in frequency due to the effective addition of the gate-source capacitance of the PMOS buffer compared to the standard RGC. The gate-source capacitance of this buffer also adds to the feedforward capacitance of the RGC discussed in 4.4.1, reducing the frequency of the LHP zero.

### 4.5.3 LV RGC using Folded Cascode Voltage Sensing

Referring to Fig. 4.25, the main OTA cascode node voltages are now sensed by NMOS transistors \( M_{N1}, M_{N6} \) through their sources much like a folded cascode. The necessary phase inversion is obtained through the use of the PMOS current mirrors \( M_{P1}, M_{P2} \) and \( M_{P3}, M_{P4} \). The voltage at the gates of \( M_{N1}, M_{N6} \) are set at a \( V_{gs} \) above \( V_{on} + V_{\text{margin}} \) of both \( M_{N1}, M_{N2} \). Note that care must be taken under slewing conditions to ensure that the current in the RGC
doesn’t go to zero: this would give rise to hefty settling transients. Hence, transistors \( \left( M_{N_7}, M_{N_8} \right) \) are added which bleed off a small current continuously.

The two main advantages of this technique are: 1) the OTA output voltage can go right down to \( 2V_{on} \) with the LV RGC stage still operational, and 2) the extra capacitance at the folded nodes X and Y is only that of the gate-source capacitances of the NMOS folded cascode - similar to the standard “high-voltage” RGC. The use of the PMOS current mirror in this LV RGC shouldn’t impact the stability of the complete OTA too severely, since it only processes small signal current changes. The input transistors \( \left( M_{N_1}, M_{N_2} \right) \) must be designed to accommodate the extra current \( \frac{I}{n} \) of the RGC.

### 4.5.4 LV RGC using Dynamic Biasing

A new method is introduced here which enables a high performance low voltage RGC to be created. As demonstrated in Fig. 4.26, the technique makes use of the analogue-sampled-data nature of the application through the use of switched-capacitors to create the level shift. Effectively, a floating battery is created between the cascode points of the main amplifier (namely, the drains of \( \left( M_{N_1}, M_{N_2} \right) \) and the gates of the active feedback transistors \( \left( M_{N_5}, M_{N_8} \right) \). The values of the capacitors \( C_A \) and \( C_B \) are not critical in terms of matching so that \( C_A \) can be chosen to be of the order of 200fF for an amplifier with \( GBW \) of a few hundred MHz. The time constant \( \frac{C_A}{C_B}f_{\text{clk}} \) may be a few clock cycles long.

There are four key advantages of using this RGC with dynamic biasing. 1) **Signal range:** \( V_{ref_1} \) can be created accurately at a level of \( V_{on} + V_{margin} \), while \( V_{ref_2} \) is set at \( V_{on} + V_{on} \). These voltages can be made to track for different PVT conditions using replica biasing. Hence, with this technique, the OTA of Fig. 4.26 can work comfortably with an output voltage swinging from \( 2V_{on} \) and \( V_{DD} - 2V_{on} \) while having fully operational P- and N-side RGCs. 2) **Robust to slewing:** this method is very robust to slewing of the input differential-pair transistors com-
pared to all the other methods presented. Even if one input MOST is off during slewing \((M_{N_1} \text{ or } M_{N_2})\) the RGC remains fully operational with no nasty kick-in effect during the transition from slewing to linear settling. 3) **High-speed operation:** the NMOS RGC can be built without any recourse to PMOSTs or mirroring. 4) **Extra cascoding allowed** in the active feedback amplifier without compromising head-room in the main amplifier - this is illustrated with the use of \((M_{N_5}, M_{N_6})\) in Fig. 4.26. A disadvantage of this technique is that capacitance at the cascode nodes of the main amplifier is increased. This is another reason for keeping the values of \(C_A\) and \(C_B\) low. Furthermore, there can be an area disadvantage, since the capacitors need to be floating which may imply the use of metal-metal capacitors in standard CMOS processes. However, gate-oxide capacitors can be used to good effect here, since although non-linear with voltage, they switch between fixed voltages on both sides of the OTA and no mismatch distortion should arise.

### 4.6 OTA DC Gain Improvement using Partial Positive Feedback

It is possible to increase the effective output resistance of an OTA by adding an extrinsic negative resistance at its output [47]. This can be created through partial positive feedback. The effect is to increase gain without the addition of local negative feedback loops such an Miller stages or gain-boost stages. The OTA frequency response doesn’t have to be sacrificed for the sake of higher gain so that it is particularly suitable to higher frequency SC applications. The following two subsections present the general design procedure for application in SC circuits as well as an improved CMOS implementation.
4.6.1 OTA Design Strategy

The partial positive feedback technique is demonstrated here for a QT circuit, although the technique is equally valid for a δ-Q circuit. Conductances are used instead of resistances for ease of analysis. Consider again the QT of Fig. 4.16(a) with the inherent output conductance, \( g_{\text{op}} \), as well as the added negative output conductance, \( g_{\text{on}} \). Other secondary effects are left out of the picture for this discussion, e.g. \( C_{\text{inpar}} \), \( R_{fb} \), and the cascodes. The equivalent AC diagram is given in Fig. 4.27. With \( \tau \) the settling time constant, \( \tau_{\text{mil}} \) the Miller time constant, and \( g_o = g_{\text{op}} - g_{\text{on}} \), the transfer function after nodal analysis is found to be:

\[
\frac{V_{out}(s)}{V_{in}(s)} = -\frac{C_m}{C_{fb}} \cdot \frac{1}{1 + A_0 \frac{1}{\beta_{fb}}} \cdot \frac{1 - s \tau_{\text{mil}}}{1 + s \tau_{\text{mil}}} \cdot \frac{1 - s \tau}{1 + s \tau} \cdot \frac{1 - \frac{1}{\beta_{fb}}}{1 + \frac{1}{\beta_{fb}}},
\]

(4.46)

where

\[
\tau = \frac{1}{g_m} \left( \frac{C_L}{\beta_{fb}} + C_{\text{in}} \right) \quad \tau_{\text{mil}} = \frac{C_{fb}}{g_m}
\]

\[
\beta_{fb} = \frac{C_{fb}}{C_{fb} + C_{\text{in}}} \quad A_0 = \frac{g_m}{g_o}
\]

(4.47)

Unconditional stability of the closed transfer function of (4.46) is simply guaranteed by:

\[
|A_0 \cdot \beta_{fb}| \gg 1.
\]

(4.48)

In this case, the closed-loop pole is always in the LHP. This holds even if \( A_0 \) is negative! Equation (4.46) can now be approximated by:

\[
\frac{V_{out}(s)}{V_{in}(s)} \approx -\frac{C_m}{C_{fb}} \left( 1 - \frac{1}{A_0 \beta_{fb}} \right) \cdot \frac{1 - s \tau_{\text{mil}}}{1 + s \tau} \cdot \frac{1 - \frac{1}{\beta_{fb}}}{1 + \frac{1}{\beta_{fb}}},
\]

(4.49)

If \( A_0 \beta_{fb} \) is positive (\( g_o \) positive), then the pole frequency is increased slightly. Similarly, if \( A_0 \beta_{fb} \) is negative (\( g_o \) negative), the pole frequency is reduced a little. The response remains stable and first order.

It is not only possible to design for a nominal zero static error, \( \varepsilon_s \), at the end of the settling period through using positive feedback, but the dynamic settling error, \( \varepsilon_d \), can also be nominally compensated for to create a nominally zero total error. In this case, the OTA is designed such that \( \varepsilon_s \approx -\varepsilon_d \). This means the output resistance is designed to be nominally slightly negative. The total relative settling error \( (\varepsilon = \varepsilon_s + \varepsilon_d) \), including component variations, will just end up being slightly positive or negative depending on the eventual sign of \( g_o \).
4.6. OTA DC Gain Improvement using Partial Positive Feedback

4.6.2 Circuit Implementation of Partial Positive Feedback

The technique is best applied to fully differential OTAs due to the nominally exact impedance balancing of the positive and negative outputs. Direct creation of a negative output resistance is not feasible though, since whenever two transistors outputs are connected in parallel, their (positive) output resistances always add in parallel. Instead, partial positive feedback is created by employing a negative transconductance ($-g_m$) steered by the negative output voltage in order to cancel the OTA output conductance.

The modified conventional approach [48] to output resistance cancellation through positive feedback is shown in Fig. 4.28(a) [49]. In the absence of the positive feedback MOSTs, denoted $M_{nA}$ and $M_{nB}$, the OTA gain is just that of a single MOST:

$$A_0 = -\frac{g_{m_p2}}{g_{m_n3}}.$$ (4.50)

The addition of $M_{nA}$ and $M_{nB}$ cause a reduction of the effective output conductance and hence an increase in DC gain:

$$A_0 = -\frac{g_{m_p2}}{\frac{g_{m_p2}}{g_{o4}} + \frac{g_{m_p4}}{g_{o3}} + g_{o3} (g_{o1} + g_{o1} - g_{o3} - g_{o3} - g_{o3})}
\approx -\frac{g_{m_p2}}{\frac{g_{m_n3}}{g_{o3}} \left( g_{o2} + g_{o2} + g_{o2} + g_{o2} - g_{o2} \right)}$$ (4.51)

**Fig. 4.28** Output resistance cancellation through positive feedback:
(a) Low resistance cancellation, (b) High resistance cancellation.
in which it is assumed that the gain of the P- and N-cascodes are the same, i.e. \( \frac{g_{mp4}}{g_{mp3}} = \frac{g_{mn3}}{g_{mn4}} \). An important aspect to the implementation of Fig. 4.28(a) is the inclusion of the cascode MOSTs \((M_{n3}, M_{n4})\) which ensures improved output conductance cancellation over the full output signal range compared to say [48].

Some unfavourable aspects of this particular approach are: 1) since the objective is cancellation of low resistances \((1/g_m)\), mismatch of \((M_{n1}, M_{nB})\), and \((M_{n4}, M_{na})\) can reduce the output resistance substantially, 2) substantial extra capacitance at the \(M_{n3}\) cascode node \(\approx 2\left(C_{g_{m1}} + C_{d_{n1}}\right)\), and 3) the output level can only go down to \(V_{rn} + 2V_{on}\).

Consider now the improved partial positive feedback conductance cancellation approach of Fig. 4.28(b). Again a telescopic OTA is used to which a cross-coupled differential pair with sense transistors \((M_{pA}, M_{pB})\) is added at the PMOST cascode nodes. The DC gain becomes:

\[
A_0 = -\frac{g_{mp2}}{\frac{g_{mp4}}{g_{mn3}} + \frac{g_{mp4}}{g_{op2} + g_{opB} - g_{mpB}}} \\
\approx -\frac{g_{mp2}}{\frac{g_{mp3}}{g_{mnB} + g_{opB} - g_{mpB}}} \tag{4.52}
\]

where again the gains of the P- and N-cascodes are the same and \(g_{opB} \ll g_{op2}\). The important difference here is the exclusion of the cancellation of a large transconductance (e.g. \(g_{mnA}\) and \(g_{mnB}\) of (4.51)). This means a small PMOST, with transconductance \(2/A_{MOST}\) smaller than the transconductance of the main OTA MOSTs, is sufficient to create the conductance cancellation. Furthermore, no extra parasitic poles are created.

In summary, partial positive feedback for DC gain improvement is particularly attractive for use in SC circuits, especially for application at high frequencies with low power. The key point with regard to the realizations here is that the negative resistance compensation occurs at a cascode node and not at the OTA output like in conventional approaches. The output resistance cancellation techniques can be used without any effect on circuit stability or linearity [50]. A gain increase of at least 12dB over full signal range and PVT corners is possible with Fig. 4.28(b), which is often sufficient to avoid the use of more power hungry, larger area, and less stable two-stage and gain boost techniques.

4.7 Optimization of SC Settling Response with Inclusion of Feedback Loop Switches

Unlike the cascode circuit, the switch is an essential component in a SC circuit. In particular for HF SC circuits with switched feedback capacitor \(C_{fb}\) (e.g. in N-path filters), the resistance of the feedback switches \(R_{fb}\) can significantly influence the settling performance. The noise contribution of \(R_{fb}\) is normally much less than the noise contributed by other switches in the SC circuit, since it is heavily filtered by the closed loop transfer function of the OTA. The choice of signal capacitor sizes is determined by noise and matching considerations - see 3.3.2. The feedback switches are preferably designed as small as possible in order to keep their charge feedthrough as small as possible and to keep down their contribution to the parasitic
capacitance. The minimum size of these switches is set by the maximum acceptable resistance that can be tolerated in the feedback path. The effect of $R_{fb}$ on the settling response, as well as a design strategy which includes $R_{fb}$ in the settling response, are discussed in the following.

### 4.7.1 Effect on Settling of Switch Resistance in OTA Feedback Loop

Consider again the settling models for the QT and $\delta$-Q SC circuits shown in Fig. 4.29(a) and (b), respectively, but now with the inclusion of $R_{fb}$. Since the output resistance of the OTA always satisfies $R_o \gg \{1/g_m, R_{fb}\}$, the closed loop transfer function of the QT circuit, including $R_{fb}$, can be written as:

$$\left. \frac{V_{out}(s)}{V_{in}(s)} \right|_{QT} = -\frac{C_{in}}{C_{fb}} \frac{1+sC_{fb}\left(R_{fb}-\frac{1}{g_m}\right)}{1+s\tau_{1st(QT)}+s^2\left(C_{in}+C_{inpar}\right)C_L\frac{R_{fb}}{g_m}}. \quad (4.53)$$

Similarly, the transfer function of the $\delta$-Q circuit can be written as:

$$\left. \frac{V_{out}(s)}{V_{in}(s)} \right|_{\delta-Q} = \frac{1+sC_{inpar}}{1+s\tau_{1st(\delta-Q)}+s^2C_{inpar}C_L\frac{R_{fb}}{g_m}}. \quad (4.54)$$

The dominant time constants, $\tau_{1st(QT)}$ and $\tau_{1st(\delta-Q)}$, were identified in (4.30) and (4.32), respectively. It is evident from these equations that the $\delta$-Q circuit has higher frequency dominant and non-dominant poles compared to the QT circuit for the same component values, enabling it to reach its end value quicker. The Miller zero of the $\delta$-Q circuit is due only to $C_{inpar}$, and is independent of the size of the switch resistance. This allows optimization of a second order response, without having to worry about the locus of the Miller zero. On the other hand,
for the QT circuit, the position of the Miller zero is a more critical issue due to its dependence on $R_{fb}$.

### 4.7.2 Switch Design Strategy for Speed-up

The SC circuit should be designed such that its step response approaches a first order response. The usual approach to sizing the $R_{fb}$ switch is to choose it as small as possible for the sake of low charge feedthrough while not too small that $R_{fb}$ (adversely) affects settling response. In some literature [51], proposals have been made for optimizing the step response in such a way that if the output has to settle to within an error band of $E \cdot (1 \pm \Delta)$ in a single clock period, that the first (and thus maximum) overshoot should just touch off $E \cdot (1 + \Delta)$ before settling back to within the error band at the end of the clock period [44]. Although, ideally, this gives the quickest step response, it can’t be guaranteed under all signal conditions and for all process corners. Think of varying large signal conditions (with non-linearities caused by varying diffusion capacitors and MOST resistances), process spreads, supply voltage changes and large temperature fluctuations - so designing for such an underdamped response is not a good idea in practice.

The proposal here is to let $R_{fb}$ be designed in to the settling process. This resistor is allowed to perform a double function, namely (a) increasing the frequency of the closed loop dominant pole (while reducing the frequency of the closed loop non-dominant pole), and (b) nominal cancellation of the non-dominant pole (in QT case).

Starting with the QT circuit, a value of $R_{fb} < 1/g_m$ creates a low frequency RHP Miller zero, degrading the phase margin. This should be avoided, meaning $R_{fb}$ should be chosen larger than $1/g_m$. Equation (4.53) can be solved for $R_{fb}$ such that a LHP zero results which cancels the non-dominant second pole. Two solutions result for $R_{fb}$, namely:

\[
R_{fb1(QT)} = \frac{1}{8m} \frac{C_{fb} + C_{in} + C_{par}}{C_{fb}}
\]

\[
R_{fb2(QT)} = \frac{1}{8m} \frac{C_{fb} + C_L}{C_{fb}}.
\]

Equation (4.55)

Normally, $C_L > C_{in} + C_{par}$, and so the larger resistance value results from choosing $R_{fb2}$ as the nominal value for $R_{fb}$. Furthermore, the value of $R_{fb}$ to cause breakaway of the poles is found to be:

\[
R_{fb\ break(QT)} = \left( \frac{C_{in} + C_{par} + C_L + \left( C_{in} + C_{par} \right) C_L}{C_{fb}} \right)^2 \left( \frac{C_{in} + C_{par} + C_L}{C_{fb}} \right) \frac{1}{4Vm C_{in} + C_{par} C_L}.
\]

$R_{fb\ break(QT)}$ represents the condition for critical damping, in which case both poles are equal and real. It is recommended to design $R_{fb} < R_{fb\ break(QT)}$ to ensure a stable and fast step response for all process and signal conditions. In other words, avoid designing for a nominally underdamped response. Note that when $R_{fb} = R_{fb\ break(QT)}$ is chosen, the frequency of the dominant pole is increased by 100% compared to when no resistance exists in the feedback loop.
4.7. Optimization of SC Settling Response with Inclusion of Feedback Loop Switches

Fig. 4.30 Root Locus plots of charge transfer (QT) SC circuits for varying feedback switch resistance, $R_{fb}$ - see (4.55), (4.56).

(a) $R_{fb} = 0$

(b) $\frac{1}{g_m} \leq R_{fb} \leq R_{fb_1}$

(c) $R_{fb_1} \leq R_{fb} \leq R_{fb_2}$

(d) $R_{fb_2} \leq R_{fb} \leq R_{fb_{BREAK}}$
This means a 100% increase in settling speed compared to the ideal first order case, sketched in section 3.2.

The movement of the poles and zero as $R_{fb}$ varies from 0 to $R_{fb\text{break}(QT)}$ is illustrated for the QT circuit in the root locus plots of Fig. 4.30. For $R_{fb} > 1/g_m$, the Miller zero moves to the LHP. Cancellation of the second higher frequency pole occurs for $R_{fb} = \{R_{fb\text{,1}}, R_{fb\text{,2}}\}$. Finally, critical damping is achieved for $R_{fb} = R_{fb\text{break}(QT)}$ after which the poles become complex (shown by the dashed lines).

Considering next the $\delta$-Q circuit, only one solution exists for the value of $R_{fb}$ for which non-dominant pole zero cancellation occurs, i.e.

$$R_{fb(\delta-Q)} \approx \frac{1}{g_m} \frac{C_{fb} + C_{in\text{par}}}{C_{jb}} \approx \frac{1}{g_m}. \quad (4.57)$$

It is clear, therefore, that there is no need for such pole-zero cancellation in $\delta$-Q circuits, since the LHP zero at radial frequency $-g_m/C_{in\text{par}}$ is much higher than the first non-dominant pole. The $\delta$-Q circuit is essentially a closed-loop second order (all-pole) system after inclusion of the effect of $R_{fb}$. Again, to enable a 100% speed improvement, a value for $R_{fb}$ just under the breakaway value should be chosen, where:

$$R_{fb\text{break}(\delta-Q)} \approx \left(\frac{C_{in\text{par}} + C_L + \frac{C_{in\text{par}}}{C_{fb}}}{4g_m C_{in\text{par}} C_L}\right)^2. \quad (4.58)$$

The root locus plot is shown in Fig. 4.31 for the $\delta$-Q circuit as $R_{fb}$ varies from 0 to $R_{fb\text{break}(\delta-Q)}$. The zero position doesn’t play a significant role in the $\delta$-Q circuit, and it can be treated as a second order system for the settling response.

The foregoing discussion will now be illustrated with a design example. Consider equivalent QT and $\delta$-Q SC circuits designed to drive the same load, $C_L$. The OTA and all external capacitors are assumed to be the same. The difference in design approach between both circuits is that the QT circuit needs an extra capacitor $C_{in}$ for operation, while the feedback switch resistor, $R_{fb}$, may be designed to be much larger in the $\delta$-Q circuit compared to the QT circuit for the same settling response (due to the much smaller effective capacitance seen by the OTA inputs).
4.7. Optimization of SC Settling Response with Inclusion of Feedback Loop Switches

Taking a specific example with values typical for high frequency applications: the OTA transconductance, \( g_m \), is 5mA/V, while \( C_{in} \) (for QT only) and \( C_{fb} \) are 1pF, \( C_{in\_par} \) is 0.3pF and the load \( C_L \) is 3pF. Using equation (4.55), the values of \( R_{fb} \) for pole zero coincidence in the QT circuit are 460\( \Omega \) and 800\( \Omega \), respectively. The value for \( R_{fb\_break(QT)} \) is 862\( \Omega \) from (4.56). The step response curves can be found in Fig. 4.32 for various values of \( R_{fb} \). Note that the QT circuit inverts the signal at the output. It can be seen that choosing a value of \( R_{fb} = R_{fb\_break(QT)} \)

**Fig. 4.32** Step response curves of QT SC circuit for various values of \( R_{fb} \).

**Fig. 4.33** Step responses of \( \delta Q \) SC circuit with \( R_{fb} \) for equivalent loading to QT circuit.

- **A:** \( R_{fb} = 50 \Omega \)
- **B:** \( R_{fb} = 400 \Omega \) (\( R_{fb1} \))
- **C:** \( R_{fb} = 860 \Omega \) (\( R_{fb\_break(QT)} \))
- **D:** \( R_{fb} = 1000 \Omega \)
- **E:** \( R_{fb} = 1200 \Omega \)
doubles the speed of the circuit. Above this resistance value, the circuit step response shows overshoot. For $R_{fb} < 1/g_m$, the $QT$ circuit shows pre-shoot (extra lag) due to the RHP Miller zero - this evident for the $R_{fb} = 50\Omega$ (A) case shown.

Using the same capacitor values as for the $QT$ circuit, the step response curves for the $\delta$-$Q$ circuit can be found in Fig. 4.33. Here, there is no signal inversion. The step response is less sensitive to relative variations in the value of $R_{fb}$ than is the $QT$ circuit. Because of the higher feedback factor, the pole breakaway frequency of -379MHz for the $\delta$-$Q$ circuit is about double the -194MHz of the $QT$ circuit.

4.8 Conclusions

Single-stage amplifiers are especially suitable for use in SC circuits because they are genuinely high-bandwidth load-compensated amplifiers which have predictable settling performance across PVT for very high power efficiency. Unfortunately, their signal range is limited, especially for those applications that require equal input and output common-mode reference levels. For instance, the telescopic OTA can only swing by $\pm|V_T - V_{on}|$. A suitable single-stage alternative was proposed in this chapter based on the DITO which has dual inputs via complementary PMOS and NMOS differential pairs, high signal range up to $\pm(V_{DD} - 2\cdot V_{on_p} - 2\cdot V_{on_n})$ for equal input and output reference levels and yet double the power efficiency of the standard telescopic OTA. It achieves this by exploiting the inherent level shift properties of the switching signal capacitors.

Low voltage design techniques suitable for use with SC circuits have been addressed. Traditional design methods for increasing OTA gain based on double and triple cascoding become unsuitable because of limited signal range, while cascaded amplifiers are difficult to control to get a good step response. RGCs are an attractive alternative for DC gain enhancement, since they can be added to single-stage amplifiers, which with the use of good design practices described in section 4.4, won’t significantly affect settling response. Furthermore, low voltage implementations have been shown to be possible without degrading frequency response.

Finally, design techniques are presented which are particularly suitable for high frequency SC circuits. These are the use of partial positive feedback to improve the DC gain of single-stage OTAs, and the inclusion of the OTA feedback loop switch resistance as part of the overall SC settling response. In each case a strategy is proposed which enables performance improvement without any power dissipation penalty.
New implementations of SC N-path filters are presented in this chapter. Improved accuracy is achieved through application of two concepts - orthogonal hardware modulation and delta-charge redistribution. Low centre frequency ($f_0$) and quality factor ($Q$) sensitivities of the proposed SC N-path bandpass filters to component spreads are demonstrated and evaluated.

The SC filters presented here differentiate themselves from BPFs used in bandpass sigma delta modulators in that not just accurate $f_0$ but also accurate $Q$ are primary design parameters. For narrowband bandpass sigma delta modulators, the aim is to create a SC resonator with as high a $Q$ as possible without great concern for the accuracy of the $Q$. However, for communications applications requiring an analogue front-end with high selectivity, such as FM, video IF and many digital communications applications in which group delay is important, a tight specification on filter $Q$ is important. Hence, all filters presented in this chapter are judged on the sensitivity, and hence ultimate accuracy, that can be achieved in the presence of known component inaccuracies - predominantly due to amplifier limitations and the effects of loading capacitors.

Initially, the sensitivity of SC filters to component variations is compared to that of CT filters. An analysis is presented to quantify the effect of inaccurate filter coefficients on the accuracy of $Q$ and $f_0$ in SC BPFs. Next, orthogonal hardware modulation is presented as a means for avoiding in-band artefacts in SC N-path filters. The chapter continues by introducing delta-charge redistribution in the context of SC integrators and a comparison is made with traditional charge transfer equivalents. A state-of-the-art SC biquad BPF is presented and analyzed as an application example of charge transfer techniques. It provides a reference for comparison against SC N-path equivalents. Finally, three SC N-path BPFs are proposed in which delta-charge redistribution is applied in different ways to create the same bandpass filter function. Their relative performances are analyzed and conclusions drawn for implementation.

### 5.1 Sensitivity comparison of SC and CT Filters
The purpose of this section is to do a high level review and comparison of the performance
sensitivity of SC filters and CT RC filters (or equally Gm-C filters [52]) to component inaccuracies. This sets the scene for introducing SC filters for high-accuracy integrated filter realizations, especially BPFs. The two main differences between SC and CT filters are in the requirements of the amplifiers (generally OTAs in both cases) and the means of creating the filters time constants. Typical examples of an RC filter stage and a SC filter stage are shown in Fig. 5.6 as part of a later discussion.

The effect of limited amplifier DC gain is the same for both CT and SC filters. Essentially, the integrator poles are shifted slightly away from DC ($s = 0$ in the $s$-domain or $z = 1$ in the $z$-domain), to a frequency of approximately $\text{GBW}/A_0$. On the other hand, the requirements on amplifier bandwidth are generally much less in SC filters than in CT filters. Since the SC integrator stage (Fig. 5.6(b)) is created using a “fixed delay” by virtue of its sampled data operation, limited amplifier bandwidth mainly gives rise to a gain error in a SC integrator, where:

$$H(z) = \left(1 - e^{-s/\tau}\right) \cdot H_{\text{ideal}}(z), \quad z \rightarrow e^{\frac{2\pi f}{f_s}}.$$  \hspace{1cm} (5.1)

The way the centre frequency $f_0$ shifts as a result of limited amplifier bandwidth is demonstrated in Fig. 5.1. In a filter system (e.g. biquad SC BPF) with fixed GBW amplifiers, as the sampling frequency $f_s$ (and hence $f_0$) increases, the centre frequency error ($\Delta f_0$) rises initially very slowly according to (5.1) but eventually an inflexion point is reached when the amplifier starts to slew and the $\Delta f_0/f_0$ will deviate off significantly. By contrast, the dominant RC time constant of a continuous-time (CT) integrator (Fig. 5.6(a)) is a first order design parameter which is used for the creation of filter poles in, for instance, a biquad BPF built of such integrators. As $f_0$ increases, the error in $f_0$ increases in a predominantly linear manner, since the phase shift in each amplifier increases linearly with frequency and this error adds directly to the designed phase shift in the damped integrators within the CT RC BPF. Note a detailed analysis is provided later in this chapter for the sensitivity of SC BPFs to limited DC gain and GBW.

Other points to note: the $R \times C$ time constant within an RC BPF cannot be guaranteed to the same accuracy as the SC time constant - of the form $C_1/(C_2 \cdot f_s)$ created through matched capacitor ratios - due to inevitable process spreads and temperature dependence; indeed the

![Fig. 5.1](image)

**Fig. 5.1** Comparison of BPF $f_0$ sensitivity to amplifier GBW for (a) continuous-time and (b) switched-capacitor implementations.
“R” itself is generally non-linear, whereas SC time constants can be made signal level insensitive; RC filter stages are resistively loaded which affects the filter frequency characteristic and overall stability, whereas there is only capacitive loading in SC filters giving rise to clean, stable and relatively process insensitive step responses in going from stage to stage. The amplifiers in RC filters (typically OTAs) may never slew, otherwise severe harmonic distortion results. This generally keeps the maximum operating frequency of the RC filter well below the $GBW$ of the amplifiers and also implies that it can handle only small signals (much smaller than power supply) which in turn affects the achievable $SNR$. SC filters, of course, suffer from charge feedthrough and clock feedthrough effects, full $kT/C$ noise, as well as aliasing, especially in $N$-path realizations [P.4]. The $N$-path filter approach is popular for accurate realizations of SC BPFs but judicious design is required, and this is the focus of the following sections.

## 5.2 BPF Function Including Hardware Imperfections

Although $f_0 = f_s/4$ is arbitrarily chosen for this discussion, it is a popular choice of centre frequency for bandpass filters, since it is half way along the usable baseband frequency range of 0 to $f_s/2$. This results in the simplest pre-filtering. Furthermore, simple accurate multiplier coefficients can be used (i.e. 0,-1,+1) for shifting signals down to 0Hz, or indeed from around 0Hz up to around $f_s/4$, which is handy in communications transceivers.

The ideal BPF $z$-domain transfer function, with guaranteed centre frequency of $f_s/4$, centre frequency gain $G$ and pole radius $r$ (determines $Q$) and assuming one clock delay transfer, is given by:

$$H_{bpf}(z) = G \cdot \frac{z^{-1}}{1 - r^2 z^{-2}}.$$  \hspace{1cm} (5.2)

In the presence of hardware imperfections, to be expected in the actual SC embodiment of the BPF, the transfer gets modified to become:

$$H_{bpf}(z) = G \cdot (1 - \epsilon_G) \cdot \frac{z^{-1}}{1 - 2 \epsilon_1 z^{-1} + (1 - \epsilon_2)^2 r^2 z^{-2}}.$$  \hspace{1cm} (5.3)

A single delay ($z^{-1}$) error path is created feeding the output back to the input with value $2\epsilon_1$, while the pole radius (and hence $Q$) gets modified by an error term $\epsilon_2$, and the gain is in error by $\epsilon_G$. The errors result in displacement of the poles in the $z$-domain, such as depicted in Fig. 5.2. The complex conjugate poles, including the relatively small errors $\epsilon_1, \epsilon_2$, are derived as:

$$z_{p_1, p_2} = \epsilon_1 \pm \frac{1}{2} \cdot \sqrt{\epsilon_1^2 - 4 \cdot r^2 \cdot (1 - \epsilon_2)^2}$$

$$\approx \epsilon_1 \pm j \cdot r \cdot (1 - \epsilon_2).$$  \hspace{1cm} (5.4)

The radial deviation $\theta$ from the ideal pole position $\pi/2$, as shown in Fig. 5.2, is obtained as:

$$\theta = \tan^{-1}\left(\frac{y}{x}\right)$$

$$\approx \tan^{-1}\left(\frac{\epsilon_1}{r(1-\epsilon_2)}\right).$$  \hspace{1cm} (5.5)
Since $\theta$ is relatively small in an $N$-path filter realization, the following approximation can be made:

$$\theta = \frac{\epsilon_1}{r}. \quad (5.6)$$

This translates into a relative centre frequency shift of:

$$\frac{\Delta f_0}{f_0} = \frac{\theta}{\pi/2} = \frac{2\epsilon_1}{r\sqrt{1 - \epsilon^2_2}}. \quad (5.7)$$

In order to calculate the quality factor $Q$ of the BPF in the $z$-domain, the $s$-domain representation of a BPF with complex-conjugate poles is first invoked. The $s$-domain pole positions, assuming correct $f_0$ and $Q$, are given by [25]:

$$s_{p_1,p_2} = -\frac{\pi f_0}{Q} \pm j \cdot 2 \cdot \pi \cdot f_0 \cdot \sqrt{1 - \frac{1}{4Q^2}}. \quad (5.8)$$

The equivalent $z$-domain pole positions are obtained as:

$$z_{p_1,p_2} = e^{-\frac{\pi f_0}{Q} s} \cdot e^{\pm j\cdot \frac{2\pi f_0}{f_s} \sqrt{1 - \frac{1}{4Q^2}}} = z_{\text{radius}} \cdot e^{\pm j\cdot z_{\text{angle}}}. \quad (5.9)$$

In the non-ideal case, the radius and angle frequency are given by:

$$z_{\text{radius}} = (1 - \epsilon_2) \cdot r \quad \text{and} \quad z_{\text{angle}} = \frac{\pi}{2} - \theta. \quad (5.10)$$

From (5.9) and (5.10), the $Q$ factor can be resolved as:

$$Q = \sqrt{\frac{\left(\frac{\pi \cdot \epsilon_1}{r}\right)^2 + \left(b[(1-\epsilon_2)r]\right)^2}{2b[(1-\epsilon_2)r]^2}}. \quad (5.11)$$

**Fig. 5.2** Representation of second order BPF in the $z$-plane which has both amplitude and phase inaccuracies.
For moderate to high $Q$ filters $(r > 0.9)$, $\ln(r)^2 \ll \left(\frac{\pi}{2}\right)^2$ so that $Q$ is predominantly determined by $r$ and $\varepsilon_2$. Hence, the following approximation can be made:

$$Q \approx \frac{\pi}{4|\ln(1-\varepsilon_2) + 1|}.$$  \hfill (5.12)

Note that the ideal value of $Q$ depends on $r$ only, where:

$$Q_{\text{ideal}} \approx \frac{\pi}{4|\ln r|}.$$ \hfill (5.13)

Hence, the relative variation in $Q$ can be obtained as follows:

$$\frac{\Delta Q}{Q} = \frac{Q - Q_{\text{ideal}}}{Q_{\text{ideal}}} = \frac{1}{1 + \frac{1}{\varepsilon_2^2}}.$$ \hfill (5.14)

Based on the above analysis, we now have a means for evaluating the effect of circuit non-idealities (due to amplifiers and parasitic capacitors) on the transfer of the SC bandpass filters. The non-ideality factors $\varepsilon_1, \varepsilon_2$ can be evaluated per SC circuit realization and the resultant relative centre frequency and $Q$ shifts derived.

## 5.3 SC BPF Based on Modified N-Path Design Technique

SC $N$-path design, together with associated artefacts, are first examined in this section. Next, the concept of *orthogonal hardware modulation*, in the context of modified SC $N$-path filters, is explored as a means to reducing the effects of such artefacts.

### 5.3.1 High-$Q$ BPF Construction

The power of using analogue sampled data (ASD) techniques is that highly accurate circuits can be realized based on relative accuracy on-chip (through capacitor ratios in SC circuits), and on absolute accuracy off-chip (clock frequency). Moreover, the clock can be used to determine an accurate positioning of the filter characteristic in the frequency domain. Consider, for instance, the classic $N$-path technique [53], [54]: through $N$-path hardware modulation of a filter function $F(z)$, the Nyquist bandwidth is increased $N$ times and a new filter function $F(z^N)$ arises. In this way, it is possible to transform a sampled lowpass filter (with poles centred around DC), or a sampled highpass filter (with poles centred around half its sample frequency), to a BPF. In Fig. 5.3, for example, the Nyquist bandwidth of the single-pole highpass filter is expanded 3 times through hardware modulation, to create a $3^{rd}$ order $N$-path filter with a bandpass response centred at $f_s/6$. An $N$-path BPF can be realized in which the centre frequency $f_0$ is directly determined by the sample clock frequency (with frequency $f_s$) through $f_s = f_0 \times 2 \cdot N$. An error in the coefficient value that determines the position of the pole only affects the bandwidth of the eventual BPF. Note that in classic $N$-path filters, the filter order is given by $N$ times the filter order of a single path.
Chapter 5: Low-Sensitivity SC BPF Concepts

5.3.2 **N-Path Design Issues**

The two major problems in realizing the classic $N$-path filter using ASD techniques are pattern noise (modulation of DC) and in-band aliasing (modulation of the signal), both of which are due to expected component mismatch between the $N$ paths. Path mismatch results in subsampling. For $N$-path BPFs based on a lowpass prototype, upsampled DC components appear at $f_s/N$ subsampling, producing pattern noise within the passband. To avoid this, $N$-path BPFs based on a highpass filter prototype are preferred, e.g. Fig. 5.3. However, these filters suffer from in-band aliasing due to path mismatch, since the edge of the subsampling Nyquist bandwidth (e.g. $f_s/6$ in Fig. 5.3) falls within the passband. This effect is visualized in Fig. 5.4(a) and (b). Consider an input signal spectrum, such as shown in Fig. 5.4(a), in which a small band of bandwidth $B$ centred at $f_0$ has to be filtered. When this spectrum is filtered by a classic 3-path BPF based on a highpass filter prototype ($f_s = 6f_0$), path mismatch causes frequency components at $f_0 + \delta F$ to fold back in attenuated form to $f_0 - \delta F$, and vice versa. For $\delta F < B/2$, in-band aliasing occurs. No pre- or post-filtering can alleviate this process. In theory, a symmetrical signal spectrum, such as in FM radio applications, would not be degraded by this symmetrical in-band aliasing. In practice, however, the centre of the FM IF band is never located at exactly the BPF centre frequency $f_0$ due to inaccuracies in the RF mixing and / or inaccuracy in the frequency arising from the clock frequency synthesizer. The FM signal becomes distorted due to the cross-modulation of Bessel components. Judicious system level design can help alleviate the effects of $N$-path mismatch, such as discussed next.

![Diagram of N-Path Design Issues](image-url)

**Fig. 5.3** Known solution for accurate $f_0$: the $N$-path technique.
(a) $1^{st}$-order HPF, (b) $3^{rd}$-order 3-path BPF.
5.3.3 Modified N-Path Technique using Orthogonal Hardware Modulation

The solution is to introduce a design method, using *orthogonal hardware modulation*, which ensures that the consequences of hardware imperfections (giving rise to path mismatch) can be treated independently of the signal processing [P.6]. This is carried out in this design by introducing an extra degree of freedom, where the number of hardware paths \( N \) (hardware modulation) is decoupled from the *functional modulation* factor \( n \), as introduced by the transformation \( z \to z^n \).

This design method is shown conceptually in Fig. 5.5 for two consecutive sample clock phases of a single path of a 5-path second order filter. Five pieces of similar hardware (5-path)
are set out vertically - these can be, for instance, five sets of switched capacitors, each with
three separate functions, namely sampling, charge redistribution and idling. The function rota-
tion of each piece of hardware is set out horizontally in time, from one sample instant to the
next. The functional modulation $n$ is determined by the delay between sampling and charge
redistribution (here $n = 2$). Every period $T_s$, a new sample is taken and processed. For instance,
at time $t = 0$, hardware piece “1” samples the input; at $t = T_s$, “5” samples the input; at
$t = 2 \times T_s$, “4” samples the input, etc. After $5T_s$, the whole process starts again. In this case, the
hardware modulation is given by $N = 5$.

The basis cell per path is normally a simple first or second order filter. For instance, a
first order highpass filter cell is modulated to an $n^{th}$ order $N$-path filter, where $n$ just gives the
number of resonance peaks contained in the Nyquist bandwidth of the $N$-path filter. Knowing
$f_0$ and $n$, the sampling frequency $f_s$ is chosen as:

$$f_s = f_0 \times 2n.$$  \hspace{1cm} (5.15)

Next, $N$ is chosen such that in the event of path mismatch (a) no sub-harmonics of the
clock at integer multiples of $f_s/N$ (which are caused by the unwanted upsampling of DC com-
ponents) appear within the frequency band of interest, (b) no aliasing from inside the band can
occur back into the band (due to the unwanted subsampling of the signal with $f_s/N$) and (c)
those frequency components from outside the filter band that are capable of folding back into
the band can be attenuated in advance with the simplest pre-filter. Referring to Fig. 5.4(c), in
order to satisfy points (a) and (b), $N$ must be chosen such that any subsampling Nyquist edge
frequency (per path) doesn’t fall within the BPF passband, i.e.

$$i \times \frac{f_s}{2N} \notin \left[ f_0 - \frac{B}{2}, f_0 + \frac{B}{2} \right], \hspace{1cm} i = 0,1,2,\ldots$$  \hspace{1cm} (5.16)

Furthermore, to satisfy point (c) for ease of pre-filtering, $N$ should be chosen such that $f_0$
fits approximately half way in between two consecutive subsampling Nyquist edge frequencies, i.e.

$$N = \left[ 1.5 \times n \right].$$  \hspace{1cm} (5.17)
For example, a 2nd order BPF (poles at $\pm f_s/4$), should have $N = 3$; whereas, say, a 5th order BPF (poles at $\pm f_s/10, \pm 3f_s/10$) should have $N = 7$. Note that for certain applications, the choice of $N$ may be ultimately determined by the need to avoid certain critical out-of-band frequencies from folding back in band; for a radio application, this could be a nearby channel which is known to be very strong with respect to the wanted channel.

5.4 Delta Charge Redistribution ($\delta$-QR)

The concept of delta-charge redistribution in SC circuits was introduced in Chapter 2 and is a central theme in this thesis. Its application in SC filter design is described in this section. Some basic filter examples based on damped integrators are used for comparison to standard approaches.

5.4.1 $\delta$-QR For Filter Design

A standard circuit solution for SC filter implementation, derived from the CT RC equivalent of Fig. 5.6(a), is based on the charge transfer ($QT$) stage drawn in Fig. 5.6(b) [25]. Here $C_{in}$ samples the input voltage on one clock phase and has its charge transferred to integrator capacitor $C_{fb}$ on the following clock phase via the virtual earth node of the amplifier. The amplifier in the $QT$ stage has the dual function of providing (a) charge transport via its virtual earth node (active charge redistribution) and (b) buffering so as to allow the following stage to read the output voltage without affecting the charge on the capacitors. Finite amplifier DC gain and bandwidth cause incomplete charge redistribution due to incomplete charge transfer in one clock cycle. $C_{out}$ is added to demonstrate how some delayed version of the output voltage, i.e. $V_{out'}$, can be fed back into the filter stage via a $QT$ path for the creation of more complex recursive filter functions. Two (damped) SC stages similar to the one shown in Fig. 5.6(b), placed in series within a closed loop, form the basis of the SC biquad filter [55], much in use even for high frequency BPFs and examined in detail in section 5.5.1.

Instead of using the $QT$ circuit, a more efficient circuit implementation is based on delta-charge redistribution ($\delta$-QR), illustrated in Fig. 5.6(c) [P.3], [P.6]. Here $C_a$ is used to both sample the input voltage and damp the integrator capacitor $C_b$. There is passive redistribution of charge between $C_a$ and $C_b$ by connecting them in parallel, which is unaffected by amplifier errors. In fact, the principal purpose of the amplifier is buffering only. Only the parasitic capacitances must be charged up from one clock cycle to the next - hence the term delta-charge redistribution. The circuit technique of Fig. 5.6(c) allows $N$-path with orthogonal hardware modulation, and delta-charge redistribution to be combined in one single stage, as presented in section 5.5. It is also possible to include a gain control function by adding extra capacitors at the input which regulate the amount of signal charge transferred to $C_a$ and $C_b$ in parallel. There is only a single transfer of charge from input to output, enabling high settling accuracy. Before proceeding with a comparison between different $QT$ and $\delta$-QR high-$Q$ SC BPFs, it is helpful to examine the performance of a fundamental block in filter design - the (damped) integrator.
5.4.2 δ-QR vs. QT SC Integrators

The QT SC integrator of Fig. 5.6(b) represents a considerable improvement in accuracy in comparison with the RC integrator of Fig. 5.6(a) when integrated on silicon. The RC damped integrator has a -3dB frequency $\frac{1}{2\pi R C}$ which is dependent on the matching of dissimilar components so that it is difficult to achieve accuracy of greater than 5-10%. Even the DC gain, given by $-R_{in}/R_{fb}$, can vary by the order of 1-2% due to the high spreads and temperature dependency of integrated diffusion type resistors. The QT integrator has a -3dB frequency and DC gain that is dependent on the matching of similar components - capacitors - and hence can achieve accuracies of the order of 0.5% with metal-metal capacitors. It too has errors that arise from the non-idealities of the amplifier, mainly due to limited DC gain and bandwidth. This will be quickly evaluated for the QT integrator and then for the δ-QR integrator of Fig. 5.6(c).
Note, in the analysis here, only the damped integrator form of circuits Fig. 5.6(b),(c) will be used. As such, in the QT integrator, the feedback path via \( C_{\text{out}} \) will be ignored, while in the \( \delta\)-QR, it is assumed that \( C_b \) only connects to \( +V_{\text{out}} \). These results will be used as a basis for evaluating the more complex SC BPFs which follow in section 5.5.

The transfer function of the QT damped integrator including the effects of limited amplifier DC gain can be derived in the \( z \)-domain as:

\[
H_{QT_{\text{gainerr}}} (z) = \frac{V_{\text{out}}(z)}{V_{\text{in}}(z)} = \frac{C_m}{C_{fb} + C_d} \cdot \frac{1}{1 + \frac{1}{A_0 \beta}} \cdot \frac{z^{-1}}{1 - z^{-1} \left( C_{fb} + C_d \right) + \frac{1}{A_0 \beta}}.
\]  
(5.18)

The amplifier DC gain is \( A_0 \) and the feedback factor is \( \beta \), given by:

\[
\beta = \frac{C_{fb} + C_d}{C_{fb} + C_d + C_m + C_{p_i}}.
\]  
(5.19)

\( C_{p_i} \) is the effective parasitic capacitance that appears at the amplifier input node. The gain and phase errors are obtained from (5.18) as:

\[
\varepsilon_{G_{QT_{\text{gainerr}}}} \approx \frac{1}{A_0 \beta}; \quad \varepsilon_{\phi_{QT_{\text{gainerr}}}} \approx \frac{1 - \beta}{A_0 \beta}.
\]  
(5.20)

The QT transfer function, including the effect of limited amplifier bandwidth, can be derived in the \( z \)-domain to be:

\[
H_{QT_{\text{BWerr}}} (z) = \frac{C_m}{C_{fb} + C_d} \cdot \left( 1 - \Delta \cdot \frac{C_{fb} + C_d + C_{L_{\text{fix}}} + C_{L_{\text{sw}}}}{C_{\text{eff}}} \right) \cdot \frac{z^{-\frac{1}{2}}}{1 - z^{-1} \left( C_{fb} + C_d \right) \left( 1 - \Delta \cdot \frac{C_{L_{\text{fix}}}}{C_{L_{\text{eff}}} \left( \frac{C_{L_{\text{in}}} + C_d}{C_{L_{\text{fix}}}} \right)} \right)}.
\]  
(5.21)

where \( \Delta \) is the linear settling error term of the form \( \Delta = e^{-\frac{T}{2}} \), assuming single-sampling with settling in a half clock period (\( T/2 \)). Note the load capacitance has been split into a “fixed” term \( C_{L_{\text{fix}}} \), which includes all permanently connected parasitic capacitance at the amplifier output node, and a “switching” term \( C_{L_{\text{sw}}} \), which includes all the active signal switching capacitance at the output. The effective load capacitance \( C_{L_{\text{eff}}} \) follows the definition of Chapter 3.

The gain and phase error terms are obtained as:

\[
\varepsilon_{G_{QT_{\text{BWerr}}}} \approx \Delta \cdot \frac{C_{fb} + C_d + C_{L_{\text{fix}}} + C_{L_{\text{sw}}}}{C_{\text{eff}}}; \quad \varepsilon_{\phi_{QT_{\text{BWerr}}}} \approx \Delta \cdot \frac{C_{L_{\text{fix}}}}{C_{\text{eff}}} \left( \frac{C_{L_{\text{in}}} + C_d}{C_{L_{\text{fix}}} \left( \frac{C_{L_{\text{fix}}}}{C_{fb}} \right)} \right).
\]  
(5.22)

For lightly damped integrators, such as found in medium to high \( Q \) filters, \( \varepsilon_{\phi} \ll \varepsilon_{G} \) and the only main concern is a gain error. A key point to note in the QT (damped) integrator transfer function is that the gain at DC is nominally equal to \( C_{in}/C_{fb} \) which, although more accurate than the RC integrator, is still dependent on the ratio of capacitors. The damped QT integrator is used as the basis for the SC biquad, explored in section 5.5.1.

Turning now to the \( \delta\)-QR damped integrator, the transfer function including the effects of limited amplifier DC gain can be derived as:

\[
H_{\delta QR_{\text{gainerr}}} (z) = \frac{V_{\text{out}}(z)}{V_{\text{in}}(z)} = \frac{C_a}{C_a + C_b} \cdot \frac{1}{1 + \frac{1}{A_0 \beta}} \cdot \frac{z^{-1}}{1 - z^{-1} \left( C_{fb} + C_b \right) + \frac{1}{A_0 \beta}} \cdot \frac{1 + \frac{1}{A_0 \beta}}{1 + \frac{1}{A_0 \beta}}.
\]  
(5.23)
The gain and phase errors, resulting from amplifier limited gain, are obtained as:

\[ \varepsilon_{G_{\delta-QR(gainerr)}} = \frac{1}{A_0} \beta; \quad \varepsilon_{P_{\delta-QR(gainerr)}} = \frac{1}{A_0} \left(1 - \frac{C_{b}}{C_{a}} \right) \approx 0. \quad (5.24) \]

The feedback factor for the \( \delta-QR \) is higher than the \( QT \) equivalent (>2/3 for narrowband filters), since there is no signal capacitance connected at its input, i.e.

\[ \beta = \frac{C_{a} + C_{b}}{C_{a} + C_{b} + C_{pi}}. \quad (5.25) \]

Hence, the gain and phase errors in the \( \delta-QR \) damped integrator are smaller than in the \( QT \) equivalent. Finally, the \( \delta-QR \) transfer function including the effects of limited amplifier bandwidth is:

\[ H_{\delta-QR_{BWerr}}(z) = \frac{C_{a}}{C_{a} + C_{b}} \left(1 - \Delta \cdot \frac{C_{L_{fix}} + C_{L_{sw}}}{C_{eff}}\right) \frac{z^{-\frac{1}{2}}}{1 - z^{-1} \frac{C_{b}}{C_{a} + C_{b}} \left(1 - \Delta \cdot \frac{C_{L_{fix}}}{C_{eff}} \frac{C_{L_{sw}}}{C_{L_{fix}} - C_{b}}\right)} \). \quad (5.26) \]

The resulting gain and phase errors are:

\[ \varepsilon_{G_{\delta-QR(BWerr)}} \approx \Delta \cdot \frac{C_{L_{fix}} + C_{L_{sw}}}{C_{eff}}; \quad \varepsilon_{P_{\delta-QR(BWerr)}} \approx \Delta \cdot \frac{C_{L_{fix}}}{C_{eff}} \left(\frac{C_{L_{sw}}}{C_{L_{fix}} - C_{b}}\right) \]. \quad (5.27) \]

Although (5.27) looks not too dissimilar to (5.22), \( \varepsilon_{G} \) and \( \varepsilon_{P} \) are in fact smaller in the \( \delta-QR \) integrator compared to the \( QT \) integrator for similar capacitor sizings \( C_{a} \approx C_{d} \) and \( C_{b} \approx C_{fb} \). This is because \( \Delta \) is a lot less (exponentially) by virtue of the fact that \( C_{eff} \) is smaller for similar filter bandwidth and similar external loadings. Furthermore, the \( QT \) integrator is mostly used in filters such as the biquad, where the output voltage is fed back and summed with the input via a capacitor such as \( C_{out} \) in Fig. 5.6(b). For example, for medium to high \( Q \) filters, \( \beta_{QT} < \frac{1}{2} \cdot \beta_{\delta-QR} \) translates to \( \Delta_{\delta-QR} < 7 \cdot \Delta_{QT} \).

The key point for the \( \delta-QR \) integrator is that the accuracy with which the transfer at DC (or within the passband of filters based on this block) can be realized is independent of capacitor ratios. A change in bandwidth, through a change in capacitor ratio, will have no effect on the transfer gain. The \( \delta-QR \) integrator requires just 2 capacitors for realization, while the \( QT \) integrator requires 3 capacitors to create the same, albeit less accurate, transfer. Finally, the \( \delta-QR \) integrator is substantially less sensitive to amplifier gain and bandwidth. The passband accuracy, together with reduced sensitivity to amplifier limitations, will be further exploited in the \( \delta-QR \) BPFs presented in section 5.5.

### 5.5 \( \delta-QR \) N-path SC BPFs

In this section, a state-of-the-art SC biquad is first analysed as an example of a \( QT \) SC BPF. Its limitations are evaluated in order to highlight the improved accuracy which can be achieved with the \( \delta-QR \) N-path SC BPFs analysed thereafter. Three different types of \( \delta-QR \) N-path SC BPFs are presented and compared in performance. All the \( N \)-path BPFs presented here follow the guidelines for high performance SC design detailed in section 1.4.
A new general methodology is presented for a thorough analysis of the SC biquad which is intuitive clear and accurate. It includes the gain and phase errors introduced due to the non-idealities of the amplifiers and presence of parasitic capacitors. It is applicable to both single-sampling and double-sampling implementations.

SC biquads are essentially derived from their erstwhile RC biquad equivalents [56]. They are traditionally used for telecom type low frequency applications. Here, a state-of-the-art SC biquad is presented which is suitable for high frequency, high-$Q$ BPFs - see Fig. 5.7. Note, a distinction is made in the literature between low-$Q$ biquads with large capacitor spreads and high-$Q$ biquads with low capacitor spreads. In the architecture presented here, a $Q$ of 10(30) can be realized with a maximum capacitor spread of 13(40). For good settling performance, the amplifiers have decoupled inputs and the capacitive loading is well balanced and equally distributed between both amplifiers.

Firstly, the ideal transfer of Fig. 5.7 is derived in the $z$-domain. The classic capacitor notations of the Fleischer $F$-type biquad are used [57]. Applying the charge conservation equation,

$$\sum_{\text{nodes}} \Delta Q = 0,$$

at each amplifier virtual ground node, two simultaneous equations result containing $V_{\text{out}}$ and $V_{\text{in}}$:

$$C_B \cdot \left( V_{\text{out}}(z) - V_{\text{out}}(z) \cdot z^{-1} \right) + C_F \cdot \left( V_{\text{out}}(z) \cdot z^{-1} \right) - C_A \cdot \left( V_1(z) \cdot z^{-1} \right) = 0$$  \hspace{1cm} (5.29)

and

$$C_D \cdot \left( V_1(z) - V_1(z) \cdot z^{-1} \right) - C_H \cdot V_{\text{in}}(z) \cdot z^{-1} + C_C \cdot V_{\text{out}}(z) \cdot z^{-1} = 0.$$  \hspace{1cm} (5.30)

Fig. 5.7  Biquad SC BPF suitable for high-speed, high-$Q$ applications.

### 5.5.1 $QT$ SC BPF Via State-Of-The-Art Biquad

A new general methodology is presented for a thorough analysis of the SC biquad which is intuitive clear and accurate. It includes the gain and phase errors introduced due to the non-idealities of the amplifiers and presence of parasitic capacitors. It is applicable to both single-sampling and double-sampling implementations.

SC biquads are essentially derived from their erstwhile RC biquad equivalents [56]. They are traditionally used for telecom type low frequency applications. Here, a state-of-the-art SC biquad is presented which is suitable for high frequency, high-$Q$ BPFs - see Fig. 5.7. Note, a distinction is made in the literature between low-$Q$ biquads with large capacitor spreads and high-$Q$ biquads with low capacitor spreads. In the architecture presented here, a $Q$ of 10(30) can be realized with a maximum capacitor spread of 13(40). For good settling performance, the amplifiers have decoupled inputs and the capacitive loading is well balanced and equally distributed between both amplifiers.

Firstly, the ideal transfer of Fig. 5.7 is derived in the $z$-domain. The classic capacitor notations of the Fleischer $F$-type biquad are used [57]. Applying the charge conservation equation,

$$\sum_{\text{nodes}} \Delta Q = 0,$$

at each amplifier virtual ground node, two simultaneous equations result containing $V_{\text{out}}$ and $V_{\text{in}}$:  

$$C_B \cdot \left( V_{\text{out}}(z) - V_{\text{out}}(z) \cdot z^{-1} \right) + C_F \cdot \left( V_{\text{out}}(z) \cdot z^{-1} \right) - C_A \cdot \left( V_1(z) \cdot z^{-1} \right) = 0$$  \hspace{1cm} (5.29)

and

$$C_D \cdot \left( V_1(z) - V_1(z) \cdot z^{-1} \right) - C_H \cdot V_{\text{in}}(z) \cdot z^{-1} + C_C \cdot V_{\text{out}}(z) \cdot z^{-1} = 0.$$  \hspace{1cm} (5.30)
These two equations are solved to obtain the biquad transfer function:

$$H_{\text{bq}(\text{ideal})}(z) = \frac{V_{\text{out}}(z)}{V_{\text{in}}(z)} = \frac{C_A C_H}{C_B C_D} \cdot \frac{z^{-1}}{1 + z^{-1} \left( \frac{C_F}{C_B} - 2 \right) + z^{-2} \left( \frac{C_A C_C C_F}{C_B C_D} \right)}.$$  (5.31)

Each of the centre frequency $f_0$ (via $C_F$), $Q$ (via $C_C$) and gain (via $C_H$) can be easily and independently tuned using capacitor ratios in this type of filter. For instance, putting $C_F = C_B$ places $f_0$ at $f_s/4$. This tunability can also be its Achilles’ heel in that it is quite sensitive to capacitor mismatch. Especially those applications requiring a tight $f_0$ and steady gain may not be realizable with the SC biquad, in spite of its superior accuracy over RC biquad equivalents.

At the heart of the SC biquad are the two QT SC filter stages, of the type analyzed in section 5.4.2 [55]. Each such QT stage has a gain error $\varepsilon_G$ and phase error $\varepsilon_P$, resulting from the limited DC gain and bandwidth of each amplifier. The proposed signal flow representation to aid analysis of the SC biquad is shown in Fig. 5.8. The non-ideal SC biquad transfer function, including the gain and phase errors in both amplifiers X and Y, can be derived from Fig. 5.8 to be:

$$H_{\text{bq}}(z) = \frac{C_A C_H}{C_B C_D} \cdot \left( 1 - \varepsilon_{G_X} \right) \cdot \left( 1 - \varepsilon_{G_Y} \right) \times$$

$$\frac{z^{-1}}{1 + z^{-1} \left( \frac{C_F}{C_B} \left( 1 - \varepsilon_{G_Y} \right) - \left( 2 - \varepsilon_{P_X} - \varepsilon_{P_Y} \right) \right) + z^{-2} \left( \frac{C_A C_C}{C_B C_D} \left( 1 - \varepsilon_{G_X} - \varepsilon_{G_Y} \right) - \frac{C_F}{C_B} \left( 1 - \varepsilon_{G_Y} - \varepsilon_{P_Y} \right) \right)}.$$  (5.32)

Equation (5.31) is presented in the form which allows direct calculation of the $f_0$ and $Q$ deviations. Since the SC biquad analysed here is single-sampling, the configuration of each amplifier (X, Y) for each of clock phases clk1 and clk2 is different. As such, the feedback factors are different per amplifier per clock phase:

$$\beta_{X(\text{clk1})} = \frac{C_D}{C_D + C_{pX} + C_C + C_H} \quad \beta_{X(\text{clk2})} = \frac{C_D}{C_D + C_{pX}}$$

$$\beta_{Y(\text{clk1})} = \frac{C_B}{C_B + C_{pY} + C_A + C_F} \quad \beta_{Y(\text{clk2})} = \frac{C_B}{C_B + C_{pY}}$$  (5.33)

The gain and phase errors need to be evaluated per amplifier and include the contributions on clk1 and clk2. Note that, in this analysis, each amplifier stage of the SC biquad reads in on clk1
and reads out on clk2 but the analysis is equally valid for reading in on clk1 and reading out on clk2. Take, for instance, amplifier X:

\[
\mathcal{E}_{G_X} \approx \mathcal{E}_{G_X(\text{clk}1)} + \mathcal{E}_{G_X(\text{clk}2)} \\
\mathcal{E}_{P_X} \approx \mathcal{E}_{P_X(\text{clk}1)} + \mathcal{E}_{P_X(\text{clk}2)}
\]

and similarly in the case of amplifier Y with \( \mathcal{E}_{G_Y}, \mathcal{E}_{P_Y} \).

Firstly, the effect of amplifier DC gain (assumed to be \( A_0 \) for each amplifier for convenience) on the SC biquad transfer function is evaluated with the help of (5.20) to be:

\[
\mathcal{E}_{G_X} \approx \frac{1}{A_0} \left( \frac{1}{\beta_{X(\text{clk}1)}} + \frac{1}{\beta_{X(\text{clk}2)}} \right) \\
\mathcal{E}_{P_X} \approx \mathcal{E}_{G_X} - \frac{2}{A_0} \tag{5.35}
\]

and similarly for \( \mathcal{E}_{G_Y}, \mathcal{E}_{P_Y} \) with \( \beta_{Y(\text{clk}1)} \) and \( \beta_{Y(\text{clk}2)} \). Secondly, the effect of limited amplifier bandwidth can be evaluated with the help of (5.22), making use of the result found for the single QT stage. For amplifier X:

\[
\mathcal{E}_{G_X} = \Delta_X(\text{clk}1) \frac{C_D + C_{\text{fix}_X}}{C_{\text{eff}_X(\text{clk}1)}} + \Delta_X(\text{clk}2) \frac{C_D + C_A + C_{\text{fix}_X}}{C_{\text{eff}_X(\text{clk}2)}},
\]

where the effective load capacitance for amplifier X per clock phase is:

\[
C_{\text{eff}_X(\text{clk}1)} = C_{\text{fix}_X} + \beta_{X(\text{clk}1)} \cdot \left( C_{\text{pX}} + C_C + C_H \right) \\
and \quad C_{\text{eff}_X(\text{clk}2)} = C_A + C_{\text{fix}_X} + \beta_{X(\text{clk}2)} \cdot C_{\text{pX}}. \tag{5.37}
\]

Similarly, for amplifier Y:

\[
\mathcal{E}_{G_Y} = \Delta_Y(\text{clk}1) \frac{C_B + C_{\text{fix}_Y}}{C_{\text{eff}_Y(\text{clk}1)}} + \Delta_Y(\text{clk}2) \frac{C_B + C_C + C_F + C_{\text{fix}_Y}}{C_{\text{eff}_Y(\text{clk}2)}}. \tag{5.38}
\]
where the effective load capacitance for amplifier Y per clock phase is:

\[
C_{\text{eff}Y(\text{clk})} = C_{L_{\text{fix}}Y} + \beta_{Y(\text{clk})} \cdot \left( C_{p_{\text{fix}}} + C_A + C_F \right)
\]

and

\[
C_{\text{eff}Y(\text{clk})} = C_C + C_F + C_{L_{\text{fix}}Y} + \beta_{Y(\text{clk})} \cdot C_{p_{\text{fix}}}. 
\] (5.39)

Note, the linear settling error \( \Delta \) (related to the settling time constant \( \tau \)) must also be calculated per amplifier per phase. For example, for amplifier X:

\[
\Delta_X(\text{clk1}) = e^{-\frac{\tau_X(\text{clk1})}{T}} \quad \text{where} \quad \tau_X(\text{clk1}) = \frac{1}{\beta_X(\text{clk1})} \cdot \frac{C_{\text{eff}X(\text{clk1})}}{8m_X}
\]

and

\[
\Delta_X(\text{clk2}) = e^{-\frac{\tau_X(\text{clk2})}{T}} \quad \text{where} \quad \tau_X(\text{clk2}) = \frac{1}{\beta_X(\text{clk2})} \cdot \frac{C_{\text{eff}X(\text{clk2})}}{8m_X} 
\] (5.40)

and similarly for amplifier Y on clk1 and clk2. The calculations for \( \varepsilon_{p_X} \) and \( \varepsilon_{p_Y} \) can be derived in a similar straight-forward manner as for \( \varepsilon_{G_X} \) and \( \varepsilon_{G_Y} \).

The non-ideal SC biquad transfer function (5.31) is now compared to the generalized z-
domain bandpass filter transfer function (5.3), which includes errors due to gain (via $\epsilon_G$), non-ideal centre frequency (via $\epsilon_1$) and $Q$ (via $\epsilon_2$). The error terms are obtained as:

$$\epsilon_G = \left(1 - \epsilon_{G_X}\right) \left(1 - \epsilon_{G_Y}\right)$$  \hspace{1cm} (5.41)

$$\epsilon_1 = \frac{1}{2} \epsilon \left(\frac{C_F}{C_B} \left(1 - \epsilon_{G_Y}\right) - \left(2 - \epsilon_{P_X} - \epsilon_{P_Y}\right)\right)$$  \hspace{1cm} (5.42)

$$\epsilon_2 = 1 - \frac{1}{r} \sqrt{\left(1 - \epsilon_{P_X} - \epsilon_{P_Y}\right) + \frac{C_A C_C}{C_B C_D} \left(1 - \epsilon_{G_X} - \epsilon_{G_Y}\right) - \frac{C_F}{C_B} \left(1 - \epsilon_{G_Y} - \epsilon_{P_X}\right)}.$$  \hspace{1cm} (5.43)

The required value of $r$ (and hence $Q$ via (5.13)) is derived from (5.31) as:

$$r = \sqrt{1 + \frac{C_A C_C}{C_B C_D} - \frac{C_F}{C_B}}.$$  \hspace{1cm} (5.44)

All that is required now is to plug in values for $\epsilon_{G_X}, \epsilon_{G_Y}, \epsilon_{P_X}, \epsilon_{P_Y}$ (using either (5.35) for DC gain error, or (5.36) for bandwidth error) in order to obtain the final values of $\epsilon_G, \epsilon_1$ and $\epsilon_2$.
The theory presented here has been confirmed to be correct using SpecteRF. Some plots of SC biquad transfers are shown in Fig. 5.9 and Fig. 5.11 for various amplifier errors. The nominal centre frequency $f_0$ is 10MHz in all cases and $f_0$ is set at $f_s/4$ through making $C_f = 2 \cdot C_b$. The integrator capacitors $C_b$ and $C_d$ are 1pF. The $Q$ is set by the integrator coupling capacitors $C_a$ and $C_c$, which couple the output of one integrator to the input of the next. The gain at $f_0$ is then set independently by $C_h$.

The transfer sensitivity to DC gain is clear from Fig. 5.9. The relative changes in $f_0$ and $Q$ away from their nominal values are depicted in Fig. 5.10(a) and (b), respectively. Although nominally $f_0$ doesn’t depend on $C_c$ (see e.g. (5.31)), it can be seen from Fig. 5.10(a) that there is a secondary sensitivity to $C_c$ due to the effect it has on the gain and phase errors of mainly amplifier X. A centre frequency accuracy of better than 0.5% is difficult to guarantee for high $Q$ biquad filters. From Fig. 5.10(b), it can be seen that the $Q$ deviates strongly from its nominal value as the $Q$ value itself increases. For instance, when the biquad is designed for a $Q$ of 20, a DC gain of 60dB only guarantees a $Q$ accuracy of 9%.

The sensitivity to limited GBW is highlighted in Fig. 5.11. The biquad is designed optimally when the GBW of amplifier Y ($GBW_Y$) is set at twice the GBW of amplifier X ($GBW_X$), due to amplifier X having twice the effective load capacitance. Two scenarios are depicted. In Fig. 5.11(a), choosing $GBW_Y = GBW_X$ makes the $Q$ and, in particular the $f_0$, have a strong dependency on GBW. On the other hand, in Fig. 5.11(b), $GBW_Y = 2 \cdot GBW_X$ and the transfer sensitivity to GBW is seen mostly in the $Q$ and is aligned to the transfer sensitivity to DC gain. The reduced sensitivity of $f_0$, in particular, to amplifier settling accuracy is confirmed with the curves of Fig. 5.12(a), while the $Q$ sensitivity to settling accuracy is depicted in Fig. 5.12(b).

The popular SC biquad, while very versatile in terms of its programmability, is not always suitable for high accuracy applications, particularly those requiring tight centre frequency and $Q$ specifications. Furthermore, they are power hungry, requiring 2 heavily loaded amplifiers, and are less suitable for high frequency applications than the $N$-path type BPF to be presented next.

5.5.2 Hybrid $N$-Path SC BPF ($QT/\delta$-QR)

The first SC $N$-path BPF presented here is derived from the $QT$ charge re-circulation principle proposed in the patent [P.21] and used in a resonator type BPF in [58]. It represents the most advanced and accurate implementation based on $QT$ techniques but combined with $\delta$-QR (hence $QT/\delta$-QR hybrid). The $QT/\delta$-QR operates with a 3 phase clock, clk1-3 and is fully differential.

The charge transfer occurs with the capacitor pairs $C_{bp}$, $C_{bn}$ in this concept. At the end of one clock phase, a set of amplifier feedback capacitors, say $C_{bp1}$, $C_{bn1}$, contains the latest sample of the differential output voltage. Two clock periods later, capacitors $C_{bp1}$, $C_{bn1}$ are discharged between ground and the opposite amplifier virtual ground inputs. In so doing, the charge previously held on $C_{bp1}$, $C_{bn1}$ is inverted and transferred via the amplifier virtual earth input nodes to the next set of feedback capacitors $C_{bn3}$, $C_{bp3}$. This creates the two clock inverting delay $\left(-z^{-2}\right)$ required by the recursive BPF and which forms the basis of the inverting neg-
5.5. δ-QR N-path SC BPFs

The capacitor pairs $C_{a_p}, C_{a_n}$ are used in the same way as for all the δ-QR filters, in that they are used for both sampling the differential input voltage on one clock period and for damping on the following clock period through charge recombination in the amplifier feedback loop with $C_{b_p}, C_{b_n}$.

The equivalent amplifier loading diagram for each clock phase is shown in Fig. 5.14, without the input parasitic of $C_{p_i}$, fixed output parasitic $C_{L_{fix}}$ and equivalent external switching capacitance $C_{L_{sw}}$. The transfer function of the QT/δ-QR BPF can be reduced to the familiar form of equation (5.3), with $G = C_a/(C_a + C_b)$ and $r = \sqrt{C_b/(C_a + C_b)}$:

$$H_{QT/\delta-QR}(z) = \frac{V_{out}(z)}{V_{in}(z)} = \frac{C_a}{C_a + C_b} \cdot (1 - \varepsilon_G) \cdot \frac{z^{-1}}{1 - 2\varepsilon_1 z^{-1} + (1 - \varepsilon_2)^2 \frac{C_b}{C_a + C_b} z^{-2}}. \quad (5.45)$$

The gain error term $\varepsilon_G$, centre frequency error term $\varepsilon_1$, and $Q$ error term $\varepsilon_2$ can be individually obtained for the cases of limited amplifier DC gain and limited amplifier bandwidth.

Consider first the effect of DC gain $A_0$ on the BPF transfer. Applying charge conserva-
Solving (5.46), the transfer can be reduced to the form of (5.45) with the following error factors:

\[
C_B \cdot \left( \left( -\frac{V_{out}}{A_0} \right) - \left( -\frac{V_{out}}{A_0} \cdot z^{-1} \right) \right) + C_B \cdot \left( \left( -\frac{V_{out}}{A_0} \cdot z^{-2} \right) - \left( -V_{out} \cdot z^{-2} \right) \right) + C_B \cdot \left( \left( -\frac{V_{out}}{A_0} \cdot V_{out} \right) - \left( -V_{out} \cdot z^{-2} \right) \right) + C_a \cdot \left( \left( -\frac{V_{out}}{A_0} \cdot V_{out} \right) - \left( -V_{in} \cdot z^{-1} \right) \right) = 0. 
\]  

(5.46)

Solving (5.46), the transfer can be reduced to the form of (5.45) with the following error factors:
5.5. $\delta$-QR N-path SC BPFs

The feedback factor is given by:

$$\beta = \frac{C_a + C_b}{C_a + 2C_b + C_p},$$

and most often $\beta < \frac{1}{2}$.

Secondly, in the presence of limited amplifier bandwidth, the error factors are obtained as:

$$\epsilon_G(gainerr) \approx \frac{1}{\pi \beta}; \quad \epsilon_I(gainerr) \approx \frac{1}{2} \frac{C_p}{C_a + C_b} \left( \frac{1}{\pi \beta} + \frac{1}{\pi \beta} \right); \quad \epsilon_2(gainerr) \approx \frac{1}{\pi \beta} \left( \frac{1}{2} - \beta \right).$$

The feedback factor is given by:

$$\beta = \frac{C_a + C_b}{C_a + 2C_b + C_p}.$$
biquad) by virtue of the combined input sampling / output charge recombination $C_a$ capacitors.

The $QT/\delta-QR$ BPF is a pre-cursor to a complete $\delta-QR$ BPF to be presented in the next two sections.

5.5.3 $\delta-QR$ Type I $N$-path SC BPF ($\delta-QR-I$)

The $\delta-QR-I$ BPF [P.3] is the first of two $N$-path BPFs whose operation is based purely on delta-charge-redistribution; the $\delta-QR-II$ variant is elaborated on in the next section. Similar to the $QT/\delta-QR$ BPF, the $\delta-QR-I$ BPF of Fig. 5.15 operates from a 3 phase clock. The basic principle of operation here is that the differential voltage across a set of $C_b$ feedback capacitors, for instance $C_{bp1}$, $C_{bp2}$, is mirrored on to a second set of $C_b$ capacitors connected to the amplifier outputs: $C_{bn1}$, $C_{bn2}$. Two clock periods later, $C_{bp2}$, $C_{bn2}$ are swapped around and

Fig. 5.15 $\delta-QR-I$ SC BPF chosen for implementation.
placed in the feedback loop of opposite sides of the amplifier. In this way, the circuit block output voltage is inverted and delayed by 2 clock periods to create the inverting delay \( -z^{-2} \) required by the filter algorithm. The capacitor pairs \( C_{ap}, C_{aq} \) have the same input sampling and damping/charge redistribution function as previously described for the \( QT/\delta-QR \) BPF.

The equivalent amplifier loading diagram per phase is shown in Fig. 5.16. It also demonstrates the function of each path as it progresses through each clock phase, i.e. sample, idle, and passive charge redistribution. In fact, the state shown in Fig. 5.16 compares to phase 1 of Fig. 5.5. This circuit implements the requirements for delta-charge redistribution explained in sections 2.2.2 and 5.4.1.

The transfer function of the \( \delta-QR – I \) BPF, including error terms \( \epsilon_G, \epsilon_1, \) and \( \epsilon_2, \) is:

\[
H_{\delta-QR-I}(z) = \frac{C_a}{C_a + C_b} \left(1 - \epsilon_G \right) \cdot \frac{z^{-2}}{1 - 2\epsilon_1 z^{-1} + (1-\epsilon_2)^2 \cdot \frac{C_b}{C_a+C_b} z^{-2}}. \tag{5.52}
\]

A transfer delay of two clock periods is preferred with the \( \delta-QR – I \) filter for layout reasons, to keep the clock sequencing the same for the \( C_a \) and \( C_b \) capacitors and so have each \( C_a \) and \( C_b \) pair serviced by the same clocks.

Firstly, a derivation is made of the transfer function error terms for the case of limited amplifier DC gain. The charge conservation equation at the amplifier input nodes of the \( \delta-QR – I \) stage yields:

\[
\begin{align*}
C_p \cdot \left( -\frac{V_{out}}{A_0} - \left( -\frac{V_{out}}{A_0} \cdot z^{-1} \right) \right) \\
+ C_b \cdot \left( -\frac{V_{out}}{A_0} - V_{out} + \left( -V_{out} \cdot z^{-2} \right) \right) \\
+ C_a \cdot \left( -\frac{V_{out}}{A_0} - V_{out} - \left( -V_{in} \cdot z^{-2} \right) \right) = 0. \tag{5.53}
\end{align*}
\]
After solving (5.53) and reducing to the form of (5.52), the gain error terms are obtained as:

\[ \varepsilon_{G_{\text{gainerr}}} \approx \frac{1}{A_0 \beta} ; \quad \varepsilon_{l_{\text{gainerr}}} \approx \frac{1}{2} \frac{C_p}{C_a + C_b} \frac{1}{A_0 + \beta} ; \quad \varepsilon_{2_{\text{gainerr}}} \approx \frac{1}{2} \frac{C_p}{A_0 \beta} , \]

with the \( \delta\)-QR – I feedback factor given by:

\[ \beta = \frac{C_a + C_b}{C_a + C_b + C_p} . \] (5.55)

In a similar manner, the error terms due to finite amplifier bandwidth are obtained as:

\[ \varepsilon_{G_{(BWerr)}} \approx \Delta \frac{C_{\text{tot}}}{C_{\text{eff}}} ; \quad \varepsilon_{l_{(BWerr)}} \approx \Delta \frac{C_{\text{fix}}}{C_{\text{eff}}} ; \quad \varepsilon_{2_{(BWerr)}} \approx \Delta \frac{C_{\text{tot}} - C_a}{C_{\text{eff}}} . \] (5.56)

Note that the switching load capacitance now effectively includes \( C_b \) at the output which is an addition compared to the \( QT/\delta\)-QR and \( \delta\)-QR – II filters. This extra \( C_b \) load capacitance slows down the operation of the \( \delta\)-QR – I filter, in the same as the extra \( C_b \) input capacitance does for the \( QT/\delta\)-QR filter. The final \( \delta\)-QR – II filter eliminates the need for an input or output \( C_b \) capacitor but it comes with its own issues as explained next.

### 5.5.4 \( \delta\)-QR Type II N-path SC BPF (\( \delta\)-QR – II)

The \( \delta\)-QR – II BPF was first invented by the author at Philips in 1997 [59] (and later evaluated in Philips Semiconductors, Nijmegen) as part of a video IF filter and analogue/digital video
demodulation system but never patented. A similar technique using the same basic principles for use in resonator BPFs, although with a charge transfer input stage for transporting the input charge onto the integration capacitor and no $C_a$ charge redistribution damping stage, was published later in [60], [61].

Analogous to the $QT/\delta$-QR BPF, the $\delta$-QR – II BPF of Fig. 5.17 recycles the integrated charge every couple of clock cycles (to create $-z^{-2}$) but the mode of charge recycling differs. Whereas the $QT/\delta$-QR filter transports charge from integration capacitor to integration capacitor via the amplifier virtual earth node every 2 clock periods, the $\delta$-QR – II filter reuses the same charge on the feedback integration capacitors by swapping around the capacitors $C_{bp}$, $C_{ba}$, every 2 clock periods. This is a multiplexing operation so that, for instance, $C_{bp1}$, $C_{ba1}$ get swapped around on clock phases 1 and 3, while capacitors $C_{bp2}$, $C_{ba2}$ get swapped around on clock phases 2 and 4. Clearly, 4 clock phases, each with frequency $f_s/4$, are needed to realize this filter. The capacitor pairs $C_{ap}$, $C_{a_a}$ have the same input sampling and damping/charge redistribution function as for the previous 2 $N$-path BPFs, except that they operate with multiplexing clocks clkA and clkB of frequency $f_s/2$.

The transfer function of the $\delta$-QR – II filter is similar to that of the $\delta$-QR – I apart from the single transfer delay resulting from the double sampling $C_a$ capacitors:

$$H_{\delta\text{-QR-II}}(z) = \frac{C_a}{C_a + C_p} \cdot \left(1 - \varepsilon_G(z)\right) \cdot \frac{z^{-1}}{1 - 2\varepsilon_1 z^{-1} + (1 - \varepsilon_2)^2 \frac{C_p}{C_a + C_p} z^{-2}}. \tag{5.57}$$

Including DC gain error, charge conservation at the amplifier input yields:

$$C_p \cdot \left(\left(-\frac{V_{out}}{A_0}\right) - \left(-\frac{V_{out}}{A_0} \cdot z^{-1}\right)\right) + C_b \cdot \left(\left(-\frac{V_{out}}{A_0} - V_{out}\right) - \left(V_{out} \cdot z^{-2} - (-V_{out} \cdot z^{-2})\right)\right) + C_a \cdot \left(\left(-\frac{V_{out}}{A_0} - V_{out}\right) - (-V_{in} \cdot z^{-1})\right) = 0. \tag{5.58}$$

The error terms resulting from limited DC gain are obtained for the $\delta$-QR – II BPF as:

$$\varepsilon_G(\text{gainerr}) \approx \frac{1}{A_0 \beta}; \quad \varepsilon_l(\text{gainerr}) \approx \frac{1}{2} \cdot \frac{C_p}{C_a + C_b} \cdot \frac{1}{A_0 + \frac{1}{\beta}}; \quad \varepsilon_2(\text{gainerr}) \approx \frac{1}{2} \cdot \frac{1}{A_0 \beta} \cdot (1 - \beta). \tag{5.59}$$

The high feedback factor is the same as for the $\delta$-QR – I filter. The error terms for limited amplifier bandwidth can be derived as:

$$\varepsilon_G(\text{BWerr}) \approx A \cdot \frac{C_{tot}}{C_{eff}}; \quad \varepsilon_l(\text{BWerr}) \approx \frac{A}{2} \cdot \frac{C_{fix}}{C_{eff}}; \quad \varepsilon_2(\text{BWerr}) \approx \frac{A}{2} \cdot \frac{C_{tot}}{C_{eff}}, \tag{5.60}$$

with

$$C_{tot} = C_{fix} + C_{sw}. \tag{5.61}$$

The major issue with the $\delta$-QR – II filter is that because of the lack of an idle phase, direct clock feedthrough appears at $f_{clk}/4$, which is right in the middle of the passband. A second related issue is that there is in-band aliasing due to aliasing around multiples of $f_{clk}/4$. These in-band artefacts can’t be reduced or removed by pre-/post-filtering. Basically, equation...
(5.16) for OHM is not satisfied since, for the $\delta$-QR filter, $N$ must be chosen according to $N = 2 \times n \times m$, $m \in \{1, 2, \ldots\}$. Hence, great care needs to be taken with the layout of this filter so that positive and negative sides of the amplifier are exactly symmetrical with respect to capacitive loading, parasitic capacitances from the amplifier and switches, and routing to and from the amplifier.

5.5.5 Performance Comparison of $N$-path SC BPF Stages

The performances of the 3 different $N$-path BPFs for $f_0$ and $Q$ are compared graphically in figures Fig. 5.18 to Fig. 5.21. The SC biquad is not included in this comparison, since $f_0$ and $Q$ accuracies are less than what can be achieved with $N$-path filters. Unless otherwise stated, the $N$-path filters compared here share the following design parameters:

- $f_s = 44$MHz, $Q = 28$, $C_{p_s} = 0.3\text{pF}$, $C_a = 0.14\text{pF}$. The reason for this is that these are approximately the specifications of a single stage of the radio IF BPF discussed and designed in Chapter 6. The exact specification, though, doesn’t affect the generalizations that can be made in

![Graph showing deviations of $f_0$ and $Q$ with amplifier DC gain for the QT/δ-QR, δ-QR – I, and δ-QR – II SC BPFs. Note all $f_0$ deviations are approximately the same.](image-url)
5.5. δ-QR N-path SC BPFs

Comparing the different filters. Consider first the effect of limited DC gain on all filters. From Fig. 5.18(a), it can be seen that all 3 N-path filters show the same sensitivity of $f_0$ to DC gain (i.e. same $\varepsilon_{\text{gainerr}}$), since they all have the same dependency on amplifier input parasitic $C_p$. On the other hand, $Q$ sensitivities differ. The best performing filter for sensitivity of $Q$ to DC gain is the $I$ SC BPFs. The main reason for this can be understood with the help of (5.46) and (5.47), where each $C_b$ capacitor, before being placed in the amplifier feedback, is pre-charged with $-V_{\text{out}}/A_0$ from 2 clock periods earlier. Hence, the $\varepsilon_2$ term for $Q$ deviation can be very small. A DC gain of 60dB gives a centre frequency deviation of less than 0.075% for all medium to high-$Q$ filters, while it ensures a $Q$ deviation of less than 0.5% for the QT/δ-QR and the δ-QR – II BPFs but 2% deviation for the δ-QR – I BPF.

Consider next the effect that limited amplifier bandwidth has on performance. Accuracy in the context of settling is defined as that accuracy in $f_0$ or $Q$ achieved after a certain specified number of closed loop amplifier time constants - this is usually the number of time constants.

**Fig. 5.19** Centre frequency sensitivities of (a) QT/δ-QR and (b) δ-QR – I SC BPFs to $n = T/\tau$. Note δ-QR – II curves are approximated by QT/δ-QR (a) above.
elapsed in one clock period: $n \cdot \tau = \frac{1}{f_0}$. Fig. 5.19 shows the $f_0$ sensitivities of the different BPFs, while Fig. 5.20 shows the $Q$ sensitivities. Clearly, when measured in units of $\tau$, the $\delta$-$QR$–$I$ BPF settles to a given accuracy in a smaller number of $\tau$ compared to the $QT/\delta$-$QR$ or $\delta$-$QR$–$II$ filters. For instance, with a $C_p$ of 0.3pF, it takes the $QT/\delta$-$QR$ and $\delta$-$QR$–$II$ BPFs $4\frac{1}{2} \tau$ to reach 0.1% $f_0$ deviation, whereas the $\delta$-$QR$–$I$ BPF requires $3\frac{1}{2} \tau$. Similarly, for a $Q$ of 30, the $QT/\delta$-$QR$ and $\delta$-$QR$–$II$ BPFs require $7\frac{1}{2} \tau$ to reach 2% $Q$ accuracy, whereas the $\delta$-$QR$–$I$ BPF requires $6\frac{1}{2} \tau$. Note that in all cases, the $Q$ deviation can be partially compensated for by slightly “over-designing” the capacitor ratio $C_b/C_a$, since the median effects of limited amplifier gain-bandwidth can be predicted at layout through simulation. This also has little effect on $f_0$ accuracy due to the independence of $f_0$ from capacitor ratios in these $N$-path filters.

For a fair comparison of settling accuracy, the curves in Fig. 5.19 and Fig. 5.20 don’t give the complete picture, since clearly $\tau$ differs from one filter to the next due to each filter’s different equivalent load capacitance. The curves in Fig. 5.21 better show this comparison,
where all BPF accuracies are set out against one and the same time constant - in this case all BPF τ's are normalized to the τ of the δ-QR – I BPF. Now a different picture develops, in which the δ-QR – II BPF has clearly the best $f_0$ and $Q$ accuracy of the 3 N-path BPFs when all filter amplifiers have equally loaded GBWs. The δ-QR – I BPF is a good second and the δ-QR – II BPF falls somewhat behind. The main reason for the good settling performance of the δ-QR – II BPF is that it is never externally loaded by integration capacitor $C_{bi}$, either by virtue of charging it up at the output as in the δ-QR – I BPF or by having it as a charge transfer input stage such as in the QT/δ-QR BPF.

Unfortunately, unavoidable clock feedthrough noise and mirror frequency noise around the centre frequency ($f_0 = f_c/4$) makes the δ-QR – II BPF unusable for many high-selectivity applications, especially those IF applications (e.g. radio or video) that require post-filter gain and/or automatic gain control, since the clock feedthrough could be of the order of the signal itself, reducing dynamic range. Cascading of filter stages with intermediate variable gain would further accentuate this clock feedthrough. The δ-QR – II BPF is discounted for applica-
tions requiring high SFDR like video and AM/FM radio, such as examined in Chapter 6. Note that if the output of the $\delta$ -QR – II BPF is followed by an ADC, the clock feedthrough could be filtered out in the digital domain. Therefore, not just the signal conditioning is more expensive, due to the higher dynamic range requirements of the ADC to cater for the extra passband noise, but the digital signal processing is more expensive due to the required inclusion of a sharp notch filter. A good choice, therefore, for BPF implementation is the $\delta$ -QR – I concept, since it follows the guidelines under orthogonal hardware modulation of section 5.3.3, where the number of hardware paths can be kept independent of the filter order. It is also the next best candidate for filter accuracy. The SC $N$-path recursive BPFs presented in Chapter 6 are based around the $\delta$ -QR – I concept. Table 5.1 summarizes the main points of comparison for each $N$-path concept.

<table>
<thead>
<tr>
<th>Table 5.1 Performance Comparison of the 3 N-path BPF Concepts</th>
</tr>
</thead>
<tbody>
<tr>
<td>$f_0$ error due to DC gain, $e_{1\text{(gainerr)}}$</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>$Q$ error due to DC gain, $e_{2\text{(gainerr)}}$</td>
</tr>
<tr>
<td>$f_0$ error due to OTA BW, $e_{1\text{(BWerr)}}$</td>
</tr>
<tr>
<td>$Q$ error due to OTA BW, $e_{2\text{(BWerr)}}$</td>
</tr>
<tr>
<td>Feedback factor, $\beta$</td>
</tr>
<tr>
<td>Power for given settling accuracy $\approx$</td>
</tr>
<tr>
<td>Noise power spectral density at $f_0$</td>
</tr>
</tbody>
</table>
5.6 Conclusions

It was shown in this chapter how delta-charge redistribution ($\delta$-QR) can be applied to create highly accurate $N$-path SC BPFs. Essentially, an inverted delayed version $(-z^{-2})$ of the output voltage is created in 3 unique ways in the 3 different $\delta$-QR SC $N$-path BPFs presented here. They all share the common property that the only input to the circuit is through a capacitor $C_a$ which acts as a feeder of input signal charge to the integration capacitor $C_b$ via charge redistribution alone. It has the extra function of providing controlled damping for an accurate $Q$. All filters require a single OTA and have matched configurations from clock to clock.

Orthogonal hardware modulation (OHM) was elucidated in the context of SC $N$-path filters, where the number of hardware paths $N$ is chosen independent of the functional modulation factor $n$ in order to avoid in-band interference.

The first BPF ($QT/\delta$-QR) relies on a combination of charge transfer ($QT$) and $\delta$-QR. Although accurate, it is slowed down by a large input capacitance $C_b$ and is the least accurate of the three BPFs. The second BPF ($\delta$-QR - I) is based on pure $\delta$-QR for its operation but requires charging of an output capacitance $C_b$ - it follows all the guidelines, though, for accurate SC filter design (section 1.4). The final BPF ($\delta$-QR - II) is also based on pure $\delta$-QR and is the fastest of all three. The $\delta$-QR - II BPF is deficient in one important requirement for OHM in that the number of paths $N$ must be some multiple of $2n$, where $n$ is the filter order. Hence, there is no idle phase. Clock feedthrough noise and mirror frequency components appear in band due to practical implementation limitations. In this respect, the $\delta$-QR - I BPF is found most suitable for implementation in an analogue front-end for high-selectivity applications.
CHAPTER 6

HIGH-ACCURACY δ-QR SC BPF DESIGN AND MEASUREMENTS

This chapter focuses on two CMOS implementations of high-frequency SC BPFs that draw on the design concepts developed in Chapter 5, i.e. delta-charge redistribution (δ-QR) and orthogonal hardware redistribution (OHM). The first BPF to be presented is called a TV Cloche filter and is required in conventional terrestrial television receivers for high-frequency de-emphasis of SECAM TV video signals[62]. It is one of the most difficult TV filters to integrate on chip with sufficient accuracy [63]. The second BPF to be presented is an integrated version of the IF channel selection filter in FM radio receivers with a centre frequency of 10.7MHz [64]. Up till now, the limitations of integrated radio selectivity filters in terms of power dissipation, dynamic range and cost, are such that it is still required to use an external ceramic 10.7MHz bandpass filter. This design demonstrates a CMOS SC IF filter that can be integrated with most of the rest of the FM receiver, eliminating external components and printed circuit board area.

Each SC BPF is firstly placed in a system context and the adaptation of the traditional TV receiver, in the case of the Cloche filter, and the portable radio receiver, in the case of the 10.7MHz IF BPF, are examined. Next, the detailed circuit design and layout of each filter is explored followed by a presentation of the chip measurement results. Finally, a summary is given of this work and its significance.

6.1 SC Video BPF - the TV Cloche Filter

This section presents the design of a low power, high dynamic range recursive SC video BPF in a standard digital CMOS process through the use of poly-metal1-metal2 sandwich capacitors for the realization of the filter coefficients. The main purpose of the filter to be described is to produce a particular non-linear phase characteristic in a video channel as well as the creation of selectivity. This filter is shown to be highly linear with low power and is designed as part of an integrated multi-standard TV colour decoder in an embedded application.

System level considerations for implementation of the SC Cloche filter are first explored
in this section. Next, the SC filter circuit design is examined. The dual-input single-stage telescopic OTA with very high current efficiency, proposed in Chapter 4, is implemented as part of the design. Next, the layout and floor-planning are explained and finally chip measurements are detailed.

### 6.1.1 System Level Considerations

One of the most critical circuit blocks needed in a present-day multi-standard TV colour decoder is the Cloche video BPF for demodulation of the French / East European TV standard, SECAM (SEquential Couleur À Mémoire) [62], [63]. Two separate FM modulated colour subcarriers are used in the SECAM TV system to carry the colour information which is transmitted on a TV line-sequential basis. On one TV line the blue colour difference information (B-Y) is transmitted on a subcarrier of nominal frequency 4.25MHz, whereas on the following TV line the red colour difference information (R-Y) is transmitted on a colour subcarrier of nominal frequency 4.406MHz. The luminance information (Y), on the other hand, is transmitted in the same way from line to line and has a bandwidth extending from 0 to 6MHz. Both signals are transmitted together as one composite TV signal (called CVBS for Composite Video Burst and Synch) such as shown in Fig. 6.1(a). Before addition of the two signals in the transmitter, however, high frequency pre-emphasis is applied to the chrominance. This pre-emphasis filter is designed to keep the colour subcarrier amplitude, and thereby its visibility, low in de-saturated or dark areas of the picture, while at the same time keeping the noise immunity of the signal high in the bright and saturated areas. Since the chrominance is FM modulated, the group delay “distortion” produced in the transmitter must be undone or equalized by the high frequency de-emphasis filter in the chrominance path of the SECAM demodulator. This is the main function of the Cloche BPF.
The required specifications of an integrated Cloche video BPF under all operating conditions can be summarized as follows:

\- $f_{\text{cloche}} = 4.286 \text{MHz} \pm 20\text{kHz}$
\- $Q = 16 \pm 1$

\- Full signal handling capability for differential video signals ($2V_{pp}$ nominal, extending to $5V_{pp}$, worst case).

The last point mentioned implies a 5V supply voltage ($V_{DD}$) is required if input attenuation is to be avoided.

An example of how the SC Cloche filter fits into a sampled-data SECAM TV FM receiver is shown in Fig. 6.2(a) (after patent [P.22]). The signal spectra illustrating the operation of the receiver are shown in Fig. 6.3. One of the most important reasons for the choice of $f_s = 6f_{\text{cloche}}$ as sample frequency is that this is the lowest sample frequency which makes the proposed system in Fig. 6.2 feasible: the following explanation motivates this.
Being a discrete-time channel, no hard amplitude limiting can be used as in a standard continuous-time (SECAM) FM receiver. Otherwise, the clipping action would create substantial phase errors and hence aliased distortion products of the signal. Instead, amplitude normalization occurs through the combined use of a slow ACC (automatic colour-level control) and a fast ACC. The fast ACC is a replacement for the limiter. However, even a very good ACC circuit produces some distortion. For this reason, the input signal is not transferred to DC after the

**Fig. 6.3 Spectra of signal progression through SECAM decoder.**
Cloche filter via mixing (Fig. 6.3(a),(b)) but to an intermediate frequency which pushes any distortion produced out of band. This is why mixing takes place with $\frac{3}{2} f_{\text{cloche}}$ so that the filtered SECAM chrominance signal is transferred to $\frac{3}{2} f_{\text{cloche}}$ and its image gets transferred to $\frac{5}{2} f_{\text{cloche}}$ (Fig. 6.3(c)). The images are removed using simple lowpass filters with a zero at $\frac{5}{2} f_{\text{cloche}}$ (Fig. 6.3(d),(e)). Now that it has been decided to mix the input signal with $\frac{3}{2} f_{\text{cloche}}$, the Cloche BPF before the mixers should be clocked at a frequency that is an even multiple of $f_{\text{cloche}}$ - after the OHM procedure of section 5.3.3 - and should also be a multiple of the mixing frequency $\frac{3}{2} f_{\text{cloche}}$ to allow for a robust realization of the mixers with the simplest coefficients (viz. -1 and +1). From these considerations, it follows that the Cloche BPF should operate at $f_s = 6 f_{\text{cloche}}$, with $n = 3$ (equation (6.15)).

The proposed fast ACC (Fig. 6.2(b)) [P.23] is novel in that it is a feedback gain control, instead of the conventional complex feedforward type [P.1]. In this way, the squarers don’t have to process varying amplitudes, since the input has regulated amplitude $A$, instead of varying $E(t)$ as in the feedforward type. The circuit implementation is much simpler as a result. Some distortion is inevitably produced (Fig. 6.3(f)), as explained earlier, but because of the decoder architecture, it remains out of the signal band. In fact, only the 11th harmonic folds back which is of no consequence.

The output signals of the controllable amplifiers of the fast ACC are applied to the respective inputs of an FM demodulator [P.1], which furnishes chrominance signals B-Y and R-Y. Fig. 6.3(g) illustrates the FM to AM conversion. These chrominance signals B-Y and R-Y are, together with a luminance signal Y derived from the CVBS input signal, applied to a colour matrix circuit to produce colour signals R, B and G. Finally, these colour signals are applied to a colour display unit via a set of output amplifiers.

### Design of SC Cloche Filter Circuitry

The implementation of the SC Cloche BPF in a standard 0.8μm CMOS process is described in this section. Firstly the filter architecture is explained and then the details of the SC circuitry, amplifier and layout are described.

#### Filter Architecture

With $n = 3$, the required number of paths for implementation of the Cloche BPF as an N-path SC BPF is $N = 4$ after equation (5.17). The pseudo-4-path filter implementation, with 4 (passive) multiplexed feedback paths, is depicted at functional level in Fig. 6.4 with $f_s = 6 f_{\text{cloche}}$, i.e. 25.716MHz. Assuming all feedback paths in Fig. 6.4 are equal, the total filter transfer function is given by:

$$ H(z) = \left(1 - r^3\right) \frac{z^3}{1 + r^3 z^{-3}}, $$

with

$$ r = e^{-\frac{\pi f_0}{f_s} \frac{Q}{\sqrt{2}}}, $$

from equation (5.9). In this filter, the centre frequency depends primarily on the chosen clock, whereas the $Q$-factor depends only on a simple capacitor ratio via the damping coefficient $r^3$. 

6.1.2 Design of SC Cloche Filter Circuitry

The implementation of the SC Cloche BPF in a standard 0.8μm CMOS process is described in this section. Firstly the filter architecture is explained and then the details of the SC circuitry, amplifier and layout are described.

#### Filter Architecture

With $n = 3$, the required number of paths for implementation of the Cloche BPF as an N-path SC BPF is $N = 4$ after equation (5.17). The pseudo-4-path filter implementation, with 4 (passive) multiplexed feedback paths, is depicted at functional level in Fig. 6.4 with $f_s = 6 f_{\text{cloche}}$, i.e. 25.716MHz. Assuming all feedback paths in Fig. 6.4 are equal, the total filter transfer function is given by:

$$ H(z) = \left(1 - r^3\right) \frac{z^3}{1 + r^3 z^{-3}}, $$

with

$$ r = e^{-\frac{\pi f_0}{f_s} \frac{Q}{\sqrt{2}}}, $$

from equation (5.9). In this filter, the centre frequency depends primarily on the chosen clock, whereas the $Q$-factor depends only on a simple capacitor ratio via the damping coefficient $r^3$. 

Poles are placed exactly at frequencies $\pm f_{\text{cloche}}$ and $3f_{\text{cloche}}$.

The group delay transfer function $\tau_g$ of the BPF is found from:

$$
\tau_g(\omega T) = -\frac{d}{d(\omega T)} \arg \left[ H(\omega T) \right] \\
= -\frac{3r^3 T [r^3 + \cos(3\omega T)]}{1 + r^6 + 2r^3 \cos(3\omega T)}.
$$

(6.3)

The maximum group delay at $f_{\text{cloche}} = f_s/6$ can be derived as:

$$
\tau_{g,\text{MAX}} = \frac{3r^3 T}{1-r^3}.
$$

(6.4)

Note that the group delay is exactly symmetrical with respect to the centre frequency, since this is the pole frequency at $f_{\text{cloche}}$, with further poles appearing at exact multiples of $2f_{\text{cloche}}$ in the positive and negative frequency directions.

The frequency spectrum of the incoming SECAM video signal is sketched in Fig. 6.1(a) together with the frequency response of the sampled-data Cloche BPF in Fig. 6.1(b). It can be seen that because of the superimposed luminance signal in the chrominance channel which can extend from 0 to 6MHz, the Cloche BPF at 4.286MHz should avoid intermodulation between the wanted chrominance and the unwanted luminance.

The filter represented in Fig. 6.4 is an example of a filter designed using the guiding principles of OHM presented in section 5.3.3. Only the feedback path needs to be multiplexed, where 4 paths are required to realize a delay of 3 sample periods. This has an important advantage with respect to unwanted aliasing resulting from any path mismatch, since in a direct 3-path filter, aliasing occurs of frequencies at $f_{\text{cloche}} + \delta f$ back to $f_{\text{cloche}} - \delta f$ and vice-versa. Hence, with any path mismatch, aliasing occurs of in-band frequencies in the direct 3-path BPF. On the other hand, in this pseudo-4-path realization with multiplexed feedback path, aliasing only occurs of out-of-band frequencies back to in-band frequencies in the BPF. For example, frequency components at $\frac{1}{2}f_{\text{cloche}}$, $2f_{\text{cloche}}$ and $\frac{5}{2}f_{\text{cloche}}$ fold to $f_{\text{cloche}}$ due to any path mismatch. This filter architecture offers the possibility of reducing any aliasing due to capacitor mismatch by pre-filtering. Pre-filtering has no effect on in-band aliasing in a direct
3-path BPF solution. For a video Cloche BPF, only luminance frequencies around $\sqrt{2} f_{cloche}$ are of any concern. In addition, any clock feedthrough noise peaks appear out-of-band at multiples of $\frac{3}{2} f_{cloche}$, which are outside the video baseband and thus are not visible in terms of fixed pattern noise on the television screen.

The SC realization, shown in Fig. 6.5, is based on the $\delta$-QR – 1 concept presented in Chapter 5. The pole damping factor of (6.1) is given by:

$$r = \left( \frac{C_b}{C_a + C_p} \right)^{\frac{1}{4}}.$$  \hspace{1cm} (6.5)

Full range video signals can be processed by the BPF without any need for input attenuation.

**Fig. 6.5** Simplified schematic of $\delta$-QR SC Cloche BPF.
which would only reduce the overall SNR. For the SC Cloche BPF with $Q = 16$ and $f_{\text{cloche}} = 4.286\text{MHz}$, it follows from (6.2) that $r = 0.9678$. From (6.5), $C_b = C_a \cdot r^3 (1 - r^3)$, giving $C_b = 9.693 \times C_a$. Sandwich capacitors of poly-M1-M2 were used, which in spite of their large bottom plate capacitance (of the order of 0.7 times the active capacitance), it was still possible to design a high-frequency filter suitable for video processing because of the high feedback factor achievable with the $\delta$-QR filter technique employed. The size of $C_a$ was based on achieving an acceptable matching and SNR for video. Here, $C_a$ has an effective value of 271.2fF, while $C_b$ has an effective value of 2628fF. The OTA $g_m$ is nominally 4.6mA/V. The external load capacitance has been extracted to be 10.2pF and the closed-loop bandwidth is 44MHz for a feedback factor 0.65. Equivalently, the circuit has a nominal settling time-constant of 3.5ns which is lower than strictly necessary for this design. However, extra margin was built in to the design to account for slow process parameters, high die temperatures, slewing and clock non-overlap times.

**Fig. 6.6** Amplifier used in Cloche BPF together with just two anti-phase filter paths.
6.1.2 SC BPF Amplifier

The amplifier used in the design of the SC video BPF is based on the DITO amplifier proposed in 4.2 and shown in Fig. 6.6. Only 2 differential anti-phase filter paths are depicted for ease of illustration. The active signal capacitors $C_a$ and $C_b$ of Fig. 6.5 are each split in 2 between the top and bottom halves of the OTA, so that there is a mirroring of the functionality of the SC BPF for the top half of the OTA with a PMOS input stage as for the bottom half with an NMOS input stage. The P- and N-inputs have been designed in such a way that the $g_m$‘s of both inputs are nominally the same and that the capacitance of each input is nominally the same. Any mismatch between the top and bottom halves, however, is in principle not important since it was shown in section 4.2 that both P- and N-inputs work in unison with respect to the input and output signals. The settling performance is determined by the parallel combination of the P- and N- sides of the OTA. The P-inputs are dimensioned as 7 parallel strips each of value 30/1 giving a total W/L of 210/1 for each PMOS input transistor. The N-inputs, in turn, are dimensioned as 4 parallel strips of 30/1.6 giving a total W/L of 120/1.6 for each NMOS input transistor. The nominal tail currents of the OTA are set at 600µA. This results in $g_{mP}$ being 2.2mA/V, whereas $g_{mN}$ is 2.4mA/V and hence the total effective transconductance.
becomes 4.6mA/V.

Only NMOS switches were used in this design. As will be demonstrated in section 6.1.2.4, $C_a$ is split in 2 with each half having its own set of switches. Similarly, each capacitor $C_b$ is split into 18 sub-capacitors, each with its own set of switches. Transistors of size $6/0.8$ were used for those switches switching at $V_{refp}$ and at the input and output voltage levels, whereas switches of only $3/0.8$ were used for those switches switching at $V_{refn}$. Double PMOS cascoding was used in order to balance up the output resistances looking back into the PMOS and NMOS sides. The biasing of all the cascodes was implemented using a form of replica biasing [68]. The reference voltages $V_{refp}$ and $V_{refn}$ were chosen as 3V and 1.2V, respectively. Simulations showed that the DC gain of the OTA remained above 70dB for a voltage swing of 6V_{pp}. Note that $V_{refp}$ could have been chosen as high as 3.5V but because only NMOS switches were used, this would have required the use of too large switches for an acceptable “on” resistance.

6.1.2.3 Common-Mode Feedback

A SC common-mode feedback (CMFB), shown in Fig. 6.7, has been adopted for the DITO. Double-sampling is used, whereby each clock cycle, the output common-mode voltage $V_{CM} = \left( V_{out_p} + V_{out_n} \right)/2$ is sampled onto two gate-oxide capacitors in parallel; this common voltage is then integrated onto a gate-oxide capacitor, $C_{int}$. The voltage on $C_{int}$ is compared to

Fig. 6.8 Chip micrograph of Cloche Video BPF.
6.1.2.4 Chip Layout

The Cloche BPF circuitry was prototyped in a standard 0.8 µm, single-poly, double-metal CMOS process [P.3]. The chip micrograph is shown in Fig. 6.8. To ensure proper interfacing for the sake of testing, an input track-and-hold (T&H) is used to directly sample the input video signal, while a sample-and-hold (S&H) output buffer is placed after the Cloche BPF for external probe measurements. The clock circuitry and voltage references have also been included on chip. The essential approach to the layout of the BPF is depicted in Fig. 6.9 for the top half of the filter only. This represents the positive input side to the OTA, with the negative input side having a similar construction. It was noted in section 6.1.2.2 that capacitors $C_a$ and $C_b$ are split in 2 between the top and bottom halves of the OTA, i.e. the P- and N-inputs. Furthermore, each capacitor, $C_b/2$ is split into 9 sub-capacitors and laid out with respect to each capacitor $C_a/2$ as illustrated in Fig. 6.9. These individual sub-capacitors have their own set of switches so that the environment for the capacitor $C_d/2$ is imitated for each of the 9 sub-capacitors of $C_b/2$ for improved matching with process variations. It was mentioned in section 6.1.2.1 that $C_a$ has an effective capacitance of 271.2 fF, so that each individual capacitor $C_d/2$ has a value of 135.6 fF, whereas $C_b$ has a value of 2628 fF giving each sub-capacitor of $C_b$ a
value of 146fF or $1.077 \times C_a/2$. The sub-capacitors of $C_b$ are so constructed that their area capacitance and edge capacitance are scaled by 1.077 with respect to $C_a/2$. Precautionary measures were taken in the design to help reduce substrate pick-up [65]. Separate analogue and digital supplies are used, as well as replica biasing for the OTAs. An N-well connected to a reference is placed under each capacitor for shielding. The area of the SC Cloche BPF is $0.75\text{mm}^2$. Had a double-poly capacitor option been available, then the area of the filter could have been reduced to $0.25\text{mm}^2$ in 0.8 µm CMOS.

### 6.1.3 Measurement Results

In this section, the typical measurement results are presented from 12 randomly chosen chip samples. These measurements were made using a 5V supply voltage at room temperature. With the clock frequency set at 6 times the nominal frequency, i.e. 25.716MHz, the frequency was measured as 4.283MHz (- 0.07% error), while the $Q$ was measured as 15.8 compared to the design value of 16 (- 1.25% error). The all-important group delay characteristic has been measured on a network analyser and is displayed in Fig. 6.10. The peak group delay at $f_{cloche}$ was calculated in equation (6.4) to be $3 \cdot r^3 \cdot T/(1 - r^3)$, which for $r = 0.9678$ becomes $29 \times T$. However, this calculation does not include the 3 clock period delay required for the realization of the SC Cloche BPF, noted in (6.1), plus the 2 extra clock delays due to the T&H and the S&H in the measurement path. Hence the total delay at $f_{cloche}$ should be $34 \times T$. With $T = 1/f_S = 38.9\text{ns}$, the total group delay including the 5 clock period phase delay should be $1322\text{ns}$. The network analyser performs a simple differentiation of the phase characteristic of the Cloche filter and returned a peak group delay value of 1.29µs.

The measured bandpass transfer characteristics are shown in Fig. 6.11 for 5 clock frequencies ranging from 6MHz to 30MHz. It can be seen that the frequencies remain fixed at 1/6 of the clock frequency, while the $Q$ remains relatively constant at around 16, being only dependent on a simple capacitor ratio. For the higher sampling frequencies, the transconductance of
6.1. SC Video BPF - the TV Cloche Filter

The OTA and the switch resistances play an increasing role in the incomplete settling of the filter between clock periods which help to reduce the centre frequency and $Q$ of the filter. The full sample-and-hold characteristic is visible for a clock frequency of 6MHz in the frequency span shown. Fig. 6.12 shows the resultant noise spectrum at the chip output after 10,000 averages on a spectrum analyzer. The peak noise spectral density was measured as $177 \text{nV} / \sqrt{\text{Hz}}$, which also includes the noise produced by the T&H, the S&H and the active measurement probe in the measurement path.

The intermodulation performance can be seen in Fig. 6.13, where 1% intermodulation (IM3) was measured for 2 input signals at a level of 13.1dBm (or 2.85V$_{pp}$) with 40kHz separation. The total noise was measured as $118 \mu V_{\text{RMS}}$ which means the filter dynamic range becomes 79dB for 1% IM3. The dominant clock feedthrough was at a frequency of half the input reference clock frequency and was measured to be about 1mV$_{pp}$. The maximum output voltage was 6V$_{pp}$ before the required specifications of the Cloche BPF were no longer achieved.

Aliasing was measured by injecting frequencies at $1/2 f_{\text{cloche}}$ and $2 f_{\text{cloche}}$ and measuring their output at $f_{\text{cloche}}$. Aliasing levels at or below -55dB were measured at $f_{\text{cloche}}$, which is more than adequate for this application.

The Cloche BPF can also be characterized via its impulse response - see Fig. 6.14. Effectively a pulse of 0110 is applied at the input. After each period of the output waveform, the amplitude falls off with a factor of $e^{-\pi/Q}$. Hence, the $Q$ factor can obtained by dividing successive amplitudes ($E_1$, $E_2$) to give:

$$Q = \frac{\pi}{\ln \left[ \frac{E_2}{E_1} \right]}.$$

(6.6)

The attenuation of the impulse response is just $(1 - r^2)$, or about -20dB. The centre frequency of the Cloche BPF can also be ascertained from the measured impulse response by examining.
the rotation of the sampling clock moments from one cross-over point to the next and comparing this to the resonance frequency of the impulse response. It was possible in this way to confirm the Cloche BPF centre frequency as 4.283MHz.

Finally, the functional performance of the SC Cloche BPF was tested using a SECAM video signal as input. In Fig. 6.15, the response can be seen of the Cloche BPF to a video frequency sweep of 3.9MHz to 4.5MHz. The pre-emphasis characteristic in the transmitter is equalized by the receiver integrated Cloche filter. No attenuation of the video input signal is required by the integrated Cloche filter and it is capable of handling the full signal range of those video signals delivered via an external SCART cable or from the video IF stage.

A summary of the SC Cloche BPF measurements is presented in Table 6.1.
6.1. SC Video BPF - the TV Cloche Filter

**TABLE 6.1 MEASURED PERFORMANCE OF THE SC CLOCHE BPF**

<table>
<thead>
<tr>
<th>Specification</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>IC Technology</td>
<td>0.8µm CMOS - no options</td>
</tr>
<tr>
<td>Area BPF</td>
<td>0.75mm²</td>
</tr>
<tr>
<td>Supply</td>
<td>Single 5V</td>
</tr>
<tr>
<td>Clock Freq for Cloche BPF</td>
<td>$6 \times 4.286\text{MHz} = 25.716\text{MHz}$</td>
</tr>
<tr>
<td>centre frequency $f_0$</td>
<td>4.283MHz</td>
</tr>
<tr>
<td>$Q$ factor</td>
<td>15.8</td>
</tr>
<tr>
<td>Power Consumption</td>
<td>4mW</td>
</tr>
<tr>
<td>Noise spectral density @ $f_0$</td>
<td>$177\text{nV/}$\sqrt{\text{Hz}}$</td>
</tr>
<tr>
<td>Max Output</td>
<td>$6V_{pp}$</td>
</tr>
<tr>
<td>CMRR @ $f_0$</td>
<td>56dB</td>
</tr>
<tr>
<td>PSRR @ $f_0$</td>
<td>32dB</td>
</tr>
<tr>
<td>Dynamic Range (1% IM3)</td>
<td>79dB</td>
</tr>
</tbody>
</table>

**Fig. 6.14** Measured impulse response of Cloche SC BPF.

**Fig. 6.15** Cloche SC BPF response to a SECAM video signal frequency sweep.
6.2 10.7MHz SC Radio IF BPF

In this section, a low power 6th order SC bandpass filter (BPF), with added selectable gain control, is presented for 10.7MHz radio IF selectivity. It goes further than previous designs in the literature in achieving the required specifications of a portable FM radio receiver. The filter design is based on the $\delta$-QR – I SC N-path technique of Chapter 5, which, through a process of orthogonal hardware modulation, is tolerant of some path mismatch. All the required circuitry - including sample-and-holds and clocks - are placed on board the IC to get a complete picture of the performance of the filter. Firstly, in this section, the radio IF BPF is placed in a system context and the required specifications are explained for embedding in a complete integrated solution. Next, the circuit design and layout are presented followed finally by the lab measurement results.

6.2.1 System Context

Practically every FM receiver made today makes use of at least one 10.7MHz ceramic BPF for channel selectivity [64]. Some high quality applications, such as car radio, even require 4 ceramic BPFs [66]. This BPF must distinguish the wanted FM band of 200kHz from the broadband IF signal after demodulation in the RF front-end. Although ceramic filters have the advantages of being cheap and reliable, they cost printed circuit board (PCB) area and require input and output pins. Although passive, they require input and output buffering and are susceptible to pick-up from the PCB. For car radio, as mentioned, the chain of 4 BPFs requires 8 pins and buffers.

CMOS technology offers the possibility of integration of both receiver and digital processing circuitry on a single chip if an extremely accurate and high dynamic range CMOS IF filter is available. Since the RF gain control range is limited in CMOS designs, an IF filter that can provide some of this gain control is preferred. Fig. 6.16 shows a general simplified FM receiver chain, including the possible application of the SC filter. All radio receivers have a readily available crystal reference frequency, so the clock generation for the SC BPF is not a significant overhead. Some pre-filtering is needed, as was explained in section 5.3, in order to attenuate those frequency components that can alias in to the filter band. The BPF contains a distributed coarse gain control with a range of 36dB in steps of 6dB. The fine gain control with
a range of 6dB (in steps of 0.2dB) can be implemented in the subsequent digital hardware. The possibility of integrating the ceramic BPF function gives the designer extra flexibility - a centre frequency of 10.7MHz is no longer necessary and another more convenient frequency could be chosen. Note, however, a 10.7MHz centre frequency is chosen here for the sake of direct comparison with existing 10.7MHz filter solutions. Unlike a ceramic filter, an active BPF has no insertion loss (containing even a gain in this case), but it has a limited dynamic range. The integrated BPF should not contribute significantly to a reduction in performance of the fully integrated receiver compared to one in which an external ceramic filter is used.

The typical specifications of such a ceramic filter are 10.7MHz ± 30kHz. The 3dB bandwidth is 200kHz [66]. A group delay variation of < 1µs within this bandwidth is acceptable for FM demodulation. An integrated version of this filter should, therefore, have a $Q$ higher than 53. It was also estimated that, for portable radio applications, the intermodulation-free dynamic range should be greater than 70dB. Since chip area and power dissipation are very important for low cost portable radio applications, the goal was set of maximizing performance for a chip area of under 1mm$^2$ in 0.6µm CMOS and a dissipation of circa 15mW.

### 6.2.2 Design of Radio IF Filter Circuitry

The block schematic of the SC IF filter, together with peripheral circuitry, is depicted in Fig. 6.17. A single 2$^\text{nd}$ order BPF with a $Q$-factor of 55 would have a bandwidth that is too sensitive to process variations, so instead the $Q$-factor has been spread over a cascade of three identical fully differential 2$^\text{nd}$ order BPF sections. Since the centre frequency $f_0$ is principally dependent on the clock, $N$-path $\delta$-$QR$ BPF sections can be cascaded while still maintaining a very accurate centre frequency for the overall filter. A cascade of standard SC biquad filters, on the other hand, would show too high a centre frequency sensitivity. In general, for $k$ cascaded 2$^\text{nd}$ order
sections, the $Q$ of each section is given by (see Appendix):

$$Q_{\text{sect}} = Q_{\text{tot}} \sqrt{2^\frac{1}{2^k}} - 1.$$  

For $k = 3$, $Q_{\text{sect}}$ should be 28. Each BPF section provides a selectable gain of 0dB, 6dB and 12dB for use by the IF AGC. The filter is preceded by a track-and-hold (T&H) to allow for accurate sampling of the wide-band continuous-time input signal. Finally, a sample-and-hold buffer (S&H) is added for measurement purposes. All stages are driven by an on-board 3-phase clock.

### 6.2.2.1 SC Filter Design

A second order ($n = 2$) $N$-path BPF requires $N = 3$, as discussed in section 5.3. With path mismatch, frequency components around $\frac{1}{3} f_0$ and $\frac{2}{3} f_0$ fold back in attenuated form around $f_0$. This can be reduced by a simple pre-filter. With $n = 2$, the sample frequency of the radio IF BPF is $f_S = 4f_0 = 42.8$MHz, in which the two poles are placed at exactly $z = \pm jr$. The filter is realized based on delta-charge redistribution in order to create a low sensitivity $Q$.

In Fig. 6.18, the circuit schematic of one 3-path BPF section is depicted [P.6]. It makes use of the $\delta$-$QR-I$ stage of Fig. 5.15, in which the amplifier is shared between the paths. The input signal is sampled on $C_a$, while the negative output signal is sampled on $C_b$. After two sample clock periods, the charges on both these capacitors are combined passively by switching both capacitors in parallel. The combined capacitors $C_a$, $C_b$, are also placed in the feedback loop of an OTA in order to buffer the voltage on these capacitors for read out. The voltage

![Fig. 6.18 Radio IF SC filter design.](image-url)
transfer function can be written in the $z$-domain as:

$$H(z) = (1 - r^2) \cdot \frac{z^{-2}}{1 + r^2 \cdot z^{-1}},$$

(6.8)

where

$$r = \left(\frac{C_b}{C_a + C_b}\right)^{\frac{1}{2}}.$$

(6.9)

The pole displacement factor $r$, and hence the $Q$, is determined by a simple ratio of capacitors $C_a$, $C_b$. A $Q$ of 28 per BPF section requires $C_b$ to be 20 times larger than $C_a$. To make $Q$ less sensitive to process variations, $C_b$ is created from 20 parallel $C_a$ capacitors, each with its own set of switches. A $C_a$ of 140fF is chosen based principally on $kT/C$ noise considerations.

The BPF presented here is capable of providing a more accurate transfer function than previous $N$-path filters [54], or parallel switched biquads [70]. This increased accuracy is because (a) delta-charge redistribution is used in which the filter action occurs through the passive redistribution of charge, from which the filter transfer arises; (b) orthogonal hardware modulation improves signal integrity; (c) only a single transfer of charge is needed between input and output, making $f_0$ and $Q$ less sensitive to settling inaccuracy; (d) the $Q$ is determined by a simple ratio of capacitors $C_a$, $C_b$, making the $Q$ less sensitive to capacitor spreads; (e) BPF sections can be easily cascaded for increased selectivity while still maintaining low $f_0$ and $Q$ sensitivities.

### 6.2.2.2 Selectable Gain Control

The BPF section has a nominal 0dB gain at $f_0$. It is possible to multiply up the filter gain without the need for an extra amplifier. Instead, one or more $C_a$ capacitors sample the input signal.
and transfer their charge to output capacitor combination $C_a + C_b$, as shown in Fig. 6.19. In each BPF section, a gain of 0dB, 6dB or 12dB can be selected. For the total filter, this means a potential programmable gain of 0dB to 36dB in steps of 6dB. In order to avoid noise and distortion variations with each gain setting, the impedance seen at the BPF OTA input is not allowed to vary with the gain setting. This is achieved by replacing those $C_a$ capacitors that switch between the input signal and the OTA input with dummy $C_a$ capacitors that switch between the reference voltage and the OTA input. Similarly, the impedance at the output of the stage preceding the filter section is kept constant by maintaining the switching of all the $C_a$ capacitors, even if some of these capacitors are not used for the subsequent gain control.

6.2.2.3 Track-and-Hold

The T&H has been designed for low distortion and low noise. The circuit diagram is shown in Fig. 6.20. It is again a fully differential 3-path construction. Only NMOS switches are used, with the input switches being designed extra large (15/0.6) to reduce sensitivity to channel resistance modulation. Each sampling branch has a small switch (3/0.6) connected to $V_{ref}$, the turn-off time of which is controlled by a single fast turn-off early clock ($\phi^e$) switching at frequency $f_s$. In this way, clock feedthrough and non-uniform sampling are reduced significantly. In addition, the need for exact phase matching of clocks $\phi_{1-3}$ is avoided. The noise is kept low by choosing $C_s$ to be 400fF. Note that the measurement S&H is made in a similar way to the T&H, except that extra OTAs have been placed in parallel in order to drive the chip output capacitance. The S&H design has been optimized to guarantee a good linear settling response under nominal signal conditions. Some slewing cannot be avoided, particularly for large signals (> 0.5V$_{pp}$).
6.2.2.4 Amplifier

A single-stage dual-input telescopic OTA is used to realize all the amplifiers, as depicted in Fig. 6.21 and presented in section 4.2.2. The NMOS and PMOS input stages are connected together in this design and not separated out as previously in the Cloche BPF of section 6.1. This is because, in this design, with the use of a compact poly-poly capacitor option, the extra routing that would be needed to connect up the split capacitors and switches would take up too much area relative to the area taken up by each capacitor. The DC tail current NMOS transistor to $V_{ss}$ is removed for two reasons. Firstly, a single low $V_{ref}$ of 1V can be chosen for the input and output sides, meaning small NMOS-only switches can be used with reduced on-resistance modulation and reduced signal dependent clock feedthrough. Secondly, no separate common-mode feedback (CMFB) circuitry is needed, since the NMOS differential stage has inherent CMFB control [67]. The advantages of this are that the OTA can settle very quickly without being affected by the response of an external CMFB circuit; the power is kept down, since the BPF doesn’t have to drive the extra load capacitors needed to sense the output voltage for a CMFB control circuit, and the dissipation of such extra circuitry is avoided. The maximum output signal swing for proper operation of the OTA, assuming single PMOS and NMOS cascodes, is given by $\pm (V_{DD} - 3V_{onp} - 2V_{onn})$. The swing becomes severely limited, however, when equal input and output references are chosen. In this case, $V_{ref}$ must be chosen as $\left( V_{Tn} + V_{onn} \right)$. Now the output swing becomes just $\pm V_{Tn} - V_{onn}$, which in the case of the designed OTA is $\pm 0.6V$. This is adequate, however, for radio IF processing. Furthermore, with a supply of 3.3V, it is still possible to create a cascoded single-stage amplifier with a DC

![Fig. 6.21 Dual-input differential transconductance amplifier for Radio IF BPF.](image)

Fig. 6.21 Dual-input differential transconductance amplifier for Radio IF BPF.
gain of greater than 1000. Special attention must be paid to the biasing, though, to ensure that all transistors remain optimally biased into saturation (with a nominal \( V_{on} \) of just under 200mV), even for varying supply, process and temperature conditions. The OTA has been simulated to have an open-loop DC gain greater than 61dB and a \( GBW \) greater than 125MHz for a 3.5pF differential load.

6.2.2.5 Clock

The clock generator circuitry, shown in Fig. 6.22, has been placed on chip together with the SC filter. The reference clock is divided by three, producing three 120° phase shifted clocks \( \phi_{1-3} \) with 1:2 duty cycles. The early sampling clock \( \phi^* \) always switches off earlier (by about 4ns) than each of \( \phi_{1-3} \). The loading and routing of each of the clocks are the same for good mutual matching. The total clock circuitry, including buffer drivers, consumes only 4.2mW from a 3.3V supply.

6.2.2.6 Layout

The SC radio IF filter is integrated using a 0.6\( \mu \)m double-poly double-metal, 5V analogue CMOS technology \( \left(V_{th} = 0.75V\right) \) with high resistance substrate. A chip micrograph can be seen in Fig. 6.23. The area of the three BPFs, T&H and clock, is 0.69mm\(^2\). Strict matching of the three paths of each BPF section is maintained. The crossing of sensitive nodes (e.g. the OTA inputs) with clock signals is avoided. There are no overlaps between the OTA inputs and
outputs, and the analogue input signal is kept away from all other signal nodes to avoid cross-talk signal distortion. The clocks in Metal 1 are transported over the chip much like coax cables, enclosed by Poly and Metal 2 layers. Current flow is kept within the cables and not allowed to return via the substrate. In this way, all signal nodes are kept clean of any clock interference.

### 6.2.3 Measurement Results

All the measurements were carried out with a 3.3V supply and 42.8MHz clock. Measured for 25 samples of the same batch, the \( f_0 \) is 10.6784MHz (instead of 10.7MHz) with a \( 3\sigma \) peak-peak variation of just ±0.024%; the \( Q \) is 55.1±1.0% \( (3\sigma) \). The small shift downwards in centre frequency is caused by the limited DC gain of the OTA in combination with the extra input capacitance at its input terminals from all the switched gain control capacitors. The frequency transfers for gain settings of 0 to 36dB in steps of 6dB are shown in Fig. 6.24. The gain deviates no more than 1% from the target value, apart from a fixed attenuation of about 0.6dB due to settling errors. A zoom-in on the \( f_0 \) deviation for the 0dB setting can be seen in Fig. 6.25.

The measured group delay is shown in Fig. 6.26, where it can be ascertained that the in-band group delay variation is less than 0.5\( \mu \)s, meeting the requirements of portable FM radio applications.

In Fig. 6.27, a plot is given of the measured 1% 3rd order intermodulation distortion (IM3) for two 0.5V\( _{pp} \) input signals at frequencies of \( f_0 \pm 7.5kHz \). The total noise measured at the output is 226\( \mu V_{RMS} \), resulting in a dynamic range of 58dB for 1% IM3. It was found that the measurement S&H made a significant contribution to the total distortion. Since the S&H is not considered part of the application of the IF BPF, as noted in section 6.2.1, the dynamic

---

**Fig. 6.23** Chip micrograph of 10.7MHz Radio IF SC BPF.
An important item for \( N \)-path filters is the matching performance. As this filter is based on a 3-path construction, any path mismatch causes \( \frac{1}{3} f_0 \), or \( \frac{\sqrt{3}}{3} f_0 \), sub-sampling. Components at \( \frac{1}{3} f_0 \), \( \frac{\sqrt{3}}{3} f_0 \), \( \frac{\sqrt{5}}{3} f_0 \), etc. are mirrored in attenuated form to \( f_0 \). A measurement signal at \( \frac{\sqrt{3}}{3} f_0 \) isn’t a good choice because the 3rd harmonic of the signal generator appears directly at \( f_0 \). For this reason, the next possible frequency is used: \( \frac{\sqrt{5}}{3} f_0 \). Fig. 6.28 shows the combined plot of the input at \( \frac{\sqrt{5}}{3} f_0 \) (17.83MHz) and the output at \( f_0 \) (10.7MHz) for a single measurement. The signal level at \( f_0 \) is found to be less than 0.05% of the input level for all 25 samples measured. Another frequency component can be found at \( \frac{\sqrt{3}}{3} f_0 \) (14.27MHz) and is caused by a slight timing mismatch between the three clock phases. However, the magnitude is very small (400 \( \mu \text{V}_{\text{RMS}} \)) and constant and won’t be a problem for FM radio. The CMRR has been measured to be more than 55dB and the PSRR to be more than 29dB within the passband of the filter. The total power consumption, including the T&H and clock circuitry, is 16.1mW, correspond-

Fig. 6.24 Filter transfer plots for different gain settings.

Fig. 6.25 Measured \( f_0 \) deviation from 10.7MHz.
6.2. 10.7MHz SC Radio IF BPF

...ing to a power per pole of just 2.7mW. All the measurement results are summarized in Table 6.2 together with a performance comparison with some previous designs. For the portable radio application intended for this BPF, cost price (circuit area) and power consumption are important design constraints, as discussed in section 6.2.1. For these design constraints, the measured dynamic range of 61dB does not meet the required dynamic range, set at a minimum of 70dB. One way to improve the SNR for nominal signal levels (0dB gain setting) is to remove the dummy capacitors at the BPF OTA input (section 6.2.2.2) - this would give a 6dB improvement in SNR. Furthermore, an increase in SNR can only come at the expense of increased die area and power. For instance, the SNR of the BPF can be increased by 3dB for every doubling of the value of the signal capacitors. The $g_m$'s of the BPF OTAs must then also be doubled to maintain the same settling accuracy. This can be done by doubling the area of the input transistors of the OTAs and doubling their current consumption.

Note that despite the realization of this design in a somewhat older CMOS technology (0.6$\mu$m), the techniques used are still just as valid. Indeed, realizing this 10.7MHz filter solution in a modern day process would make even better results possible. Despite the older technology, the specifications achieved are still unsurpassed to this day! An example of a more recent design in 0.35$\mu$m CMOS is shown in the second column of Table 6.2 [71]. While the paper quotes this design for comparison, the specifications achieved lag this work.

| Table 6.2 Measured Radio IF Filter Performance and Comparison to Other Solutions |
|---------------------------------------------------------------|-----------------|-----------------|-----------------|-----------------|
| **IC Technology**                                            | This design     | Silva-Martinez[71] | Nagari [72]     | Song [73]       |
| Area                                                         | 0.69mm²         | 0.84mm²          | 1.6mm²          | 2mm²            |
| Filter order                                                | 6 (SC)          | 6 (SC)           | 2 (SC)          | 6(SC)           |
| centre frequency $f_0$                                       | 10.7MHz         | 10.7MHz          | 10.7MHz         | 10.7MHz         |
| $f_0$ deviation $\Delta f_0$                                 | -0.2%           | -0.5%            | -1%             | -3%             |
| Max measured $f_0$ variance                                  | 0.024% (3$\sigma$) | ±0.4%           | ±0.4%           |                |
| $Q$ factor                                                   | 55              | 23               | 10              | 27              |
| In-band group delay var, $\Delta \tau_0$                    | 0.56$\mu$s      |                  |                |                |
| Total output noise                                          | 226$\mu$V$_{\text{RMS}}$ | 295$\mu$V$_{\text{RMS}}$ | 707$\mu$V$_{\text{RMS}}$ | 1.1mV$_{\text{RMS}}$ |
| Dynamic range (1% IM3)                                       | 61dB            | 58dB             | 58dB            | 34dB            |
| Supply voltage                                              | 3.3V            | 3V               | 3V              | 10V             |
| Power dissipation (w/o clock)                                | 12mW            | 54mW             | 23mW            | 500mW           |
| Power/pole                                                  | 2.7mW           | 9mW              | 11.5mW          | 83.3mW          |
6.3 Conclusions

Low power and very accurate SC bandpass filters have been proved feasible in CMOS for both video and radio embedded system applications. A highly linear (79dB dynamic range) video bandpass filter with tight specifications on centre frequency (4.3MHz) and $Q$ (16) was designed in a two metal standard 0.8µm CMOS process. Despite the large amount of parasitic capacitance that must be charged and discharged each clock cycle, a power efficient implementation is possible through the use of a delta-charge redistribution filter architecture. Furthermore, the use of a single-stage dual-input telescopic OTA is highly efficient in terms of current consumption and helps to keep the noise low. The filter can handle signals up to 6V$_{pp}$ for a 5V supply voltage and is suitable for the processing of video signals which can have large variations in signal amplitude.
A low power and very accurate 6th order SC bandpass filter has been proved feasible in CMOS for 10.7MHz radio IF selectivity. Through the combination of the \(N\)-path technique, orthogonal hardware modulation and SC delta-charge redistribution, it is possible to design a bandpass filter that is more accurate than ceramic filters for radio applications. In addition, it is possible to combine a selectable gain with each BPF section, in which the total noise and distortion is independent of the gain setting. The high \(Q\) (55 at \(f_0\)) and centre frequency accuracy (\(f_0\) of 10.6784MHz ±0.024%) are not achieved using previous methods for integrated radio IF filters. The complete chip, including clock and track-and-hold, consumes 16mW at 3.3V and this too is much less than recently reported SC and CT IF filters. Indeed, this power is offset by the elimination of the power needed in current designs to drive off-chip filters. However, the dynamic range of 61dB is not yet good enough for portable FM radio applications and needs improving to about 70dB (at the expense of extra power and die area). Note that this design was one of the “conference highlights” of the ISSCC in 2000 [P.5] and was covered extensively in the electronic press [69].

### 6.4 Appendix: Bandwidth Shrinkage of Cascaded Filter Stages

Consider a first order lowpass filter in the \(s\)-domain: it’s transfer function is given by:

\[
H_{\text{sect}}(s) = \frac{1}{1 + \frac{s}{\omega_{\text{bw(sect)}}}} , \tag{6.10}
\]

where \(\omega_{\text{bw(sect)}}\) is the 3dB fall-off frequency defining its bandwidth. The transfer function for a cascade of \(k\) such stages becomes:

\[
H_{\text{tot}}(s) = \left( \frac{1}{1 + \frac{s}{\omega_{\text{bw(sect)}}}} \right)^k , \tag{6.11}
\]

Denoting the bandwidth of all the cascaded stages by \(\omega_{\text{BW(tot)}}\), then the magnitude of the result-
ant filter drops off by \( \sqrt{2} \) at this frequency, i.e.

\[
|H_{tot}(s)|_{s \rightarrow j2\pi f_{bw(tot)}} = \left| \frac{1}{1 + j \frac{f_{bw(tot)}}{f_{bw(sect)}}} \right|^k = \frac{1}{\sqrt{2}}
\]

\( (6.12) \)

\[
\Rightarrow \left( \frac{1}{\sqrt{1 + \frac{f_{bw(tot)}}{f_{bw(sect)}}}} \right)^k = \frac{1}{\sqrt{2}}.
\]

\( (6.13) \)

Hence, the total bandwidth of \( k \) cascaded stages can be related to the bandwidth of a single stage by:

\[
f_{bw(tot)} = f_{bw(sect)} \cdot \sqrt{2^\frac{1}{k} - 1}.
\]

\( (6.14) \)

Equation (6.14) can be generalized to include a bandpass filter, which in effect is formed by the shifting of the centre frequency of an equivalent lowpass filter from DC to the centre frequency \( f_0 \). Hence, the \( Q \) per bandpass filter stage is related to the overall \( Q \) of a cascade of \( k \) such filter stages by:

\[
Q_{sect} = Q_{tot} \cdot \sqrt{2^\frac{1}{k} - 1}.
\]

\( (6.15) \)
CHAPTER 7

ADC DESIGN AT BLACK-BOX LEVEL

Up till this point, the thesis has focused on filtering for the application of proposed concepts for high-accuracy design using switched capacitors. Now the focus shifts to analogue-to-digital converter (ADC) design, which is the second most important application area for SC techniques. To start off, this chapter deals with the design of the ADC at the generic black-box level. Firstly, the most important performance specifications are explained and formulated. The signal processing of the ADC can be broken down into three basic functions, namely the anti-aliasing pre-filter, the sampler, and the quantizer. Although the anti-aliasing filter is not fundamental to the ADC operation, some form of analogue pre-filtering is almost always needed due to the sampled-data operation of the ADC. The signal path of the black-box ADC is shown in Fig. 7.1. Each of the ADC sub-blocks are examined and modelled, in this chapter, for how they affect the quality of the conversion process from analogue to digital. Finally, models are proposed to represent the ADC conversion efficiency. Limits are derived for the minimum signal-to-noise ratio and minimum power of the generic ADC.

7.1 ADC Black Box Representation

The function of an analogue-to-digital converter (ADC) is to convert an analogue signal, that is continuous in time and amplitude, into a digital signal that is discrete in time (sampled) and discrete in amplitude (quantized). The sequence of signal processing steps to create the ADC function is shown in Fig. 7.1. The analogue input signal, $x(t)$, is first bandlimited, $x_{a}(t)$, so as to ensure that the subsequent sampler cannot alias any input signal components back into the signal frequency passband of interest. Nyquist converters, which can digitize analogue signals right up to half the sampling frequency, $f_s/2$, are widely used in communications applications and require the use of high quality lowpass anti-aliasing filters with flat passband, sharp transition band and linear phase for most of the Nyquist band. Aliasing can be detrimental to ADCs for communications application since unwanted spurs get aliased back into the passband which cannot be distinguished from the signal itself, reducing the dynamic range of the ADC accordingly. The sampler succeeding the anti-aliasing pre-filter produces a discrete-time representa-
tion, \( x_s[m] \), of the bandlimited signal \( x_s(t) \). Finally, \( x_s[m] \) is quantized in amplitude by the \( N \)-bit quantizer to become \( x_q[m] \) and encoded as a sequence of \( N \) bits in the binary encoder, \( x_d \). The sampler, quantizer and binary encoder are fundamental operations pertaining to the ADC, while the pre-filter is a necessary pre-requisite to bandlimit the input and ensure high quality performance of the ADC.

The output of the \( N \)-bit ADC, \( x_d \), is a bit sequence ranging from the MSB (most significant bit) to the LSB (least significant bit). It is represented as:

\[
x_d = \{b_{N-1}, b_{N-2}, \ldots, b_1, b_0\}.
\]

Note that depending on the quantizer, the LSB may appear first and the MSB last. The \( FS \) (full scale range) is the maximum analogue input range that can be quantized [74]. An ideal \( N \)-bit quantizer divides the \( FS \) into \( 2^N \) uniform quantization levels, each with step size (or code width) \( \Delta \). The quantization step size \( \Delta \) represents the analogue equivalent of 1 LSB of the quantizer and is given by:

\[
\Delta = \frac{FS}{2^N}.
\]

In practical realizations, the \( FS \) is usually defined by a differential voltage reference range,

\[
FS = V_{ref_p} - V_{ref_n},
\]

where \( V_{ref_p} \) and \( V_{ref_n} \) form a stable differential voltage reference. The equivalent analogue value of any digital code between 0 and \( FS \) is given by:

\[
D = FS \cdot \sum_{i=0}^{N-1} b_i \cdot 2^{-N+i}.
\]

The transfer characteristics are shown in Fig. 7.2 for a 10-bit quantizer in both unipolar and bipolar modes. Unipolar mode in Fig. 7.2(a) is defined for a unipolar input ranging from 0 to \( FS \), while bipolar mode in Fig. 7.2(b) is defined for a bipolar input going from 0 to \(-FS/2\) and 0 to \(+FS/2\). The characteristics are defined here with the quantizer threshold levels spread evenly across the full scale range of \( FS \) to give \( 2^N \) codes, or \( 2^N - 1 \) evenly spaced thresholds. This is the way the codes have been defined for the new ADCs presented in Chapters 8 and 9.
The use models of unipolar and bipolar quantizers will be presented in Chapter 10.

7.2 Performance Specifications

The quality of an ADC is measured by way of (i) its static or DC performance and (ii) its dynamic or AC performance. High accuracy measurement ADC applications require very good static performance, whereas communications applications place much more emphasis on the dynamic performance. The most common and meaningful specifications are presented here.

7.2.1 Static Error Specifications

The key to understanding the static performance of ADCs is to compare the ideal and non-ideal transfer characteristics for DC signals. Static errors usually arise due to mismatch in circuit components and non-symmetry in the IC layout. Measurement results must show performance at high and low temperatures and supply voltages. The different forms of static error to be expected in an ADC realization are explained briefly in the following.

7.2.1.1 Offset and Gain Errors

Gain and offset errors should include all possible sources including, for instance, the reference generation. These errors are shown in Fig. 7.3 for a unipolar input range - they have similar effect to errors which occur in an analogue amplifier. The transfer characteristic is of the form \( D = O + G \times A \), where \( D \) is the output digital code, \( A \) the analogue input, \( O \) the offset, and \( G \) the gain error. For a unipolar ADC, \( O \) is ideally 0, while for a bipolar ADC, \( O \) is ideally -1 MSB. Thus, the offset error is given by how much \( O \) deviates from its ideal value in LSBs. The gain error for ADCs is defined by the error at full-scale minus the offset error, as shown in Fig.

![Fig. 7.2 ADC Characteristics with (a) unipolar and (b) bipolar.](image-url)
7.3. It may be measured in LSBs or as a percentage of full-scale. Usually the ADC is used in combination with a microcontroller, or DSP, and as such the offset and gain errors can be calibrated away. However, the dynamic range, i.e. the effective analogue input range before over-ranging the ADC, is reduced as a consequence.

### 7.2.1.2 Differential Non-linearity (DNL)

The DNL error refers to how much a code width deviates from the ideal value of 1 LSB. The definition of the instantaneous DNL [75] is:

\[
DNL_i = \frac{x_a(Q_{i+1}) - x_a(Q_i)}{\Delta} \quad -1, \quad i = 0, \ldots, 2^N - 2
\]

where \( Q_i \) and \( Q_{i+1} \) are adjacent transition levels for analogue input \( x_a \). When one refers to the DNL of an ADC, the maximum DNL is usually implied, be it positive or negative. Examples of DNL error are shown in Fig. 7.4(a), where the non-ideal transfer characteristic is set against the ideal stair-case ADC transfer function. The quantization error produced by the non-ideal ADC transfer is shown in Fig. 7.4(b) and it is set against the ideal sawtooth quantization error expected of an ideal ADC with 0 DNL error. Note the quantizer characteristic is centred in such a way that 0 analogue input gives 0 digital output and the digital output codes are centred around each LSB starting at 0,0. The ideal sawtooth varies now between \( \pm 1/2 \) LSB. It is important that the ADC produces no missing codes in order to guarantee monotonic behaviour. This implies the maximum DNL error must always be less than +/- 1 LSB.

**Fig. 7.3** ADC gain and offset characteristics.
7.2. Performance Specifications

7.2.1.3  Integral Non-linearity (INL)

The INL error refers to the maximum deviation of the actual ADC transfer function from a straight line drawn through the first and last code transitions after correction for offset and gain errors. This is often referred to as end-point INL and gives a more pessimistic but useful estimation of the non-linearity than referring the linearity of the ADC characteristic to an arbitrary best fit curve drawn through the output codes (best-fit INL). Generally, the best-fit INL is only half that of the end-point INL and is not so widely used anymore to specify professional data converters. The INL is defined by the accumulation of DNL errors over the complete ADC characteristic [75]:

\[
INL = \sum_{i=0}^{N-1} DNL_i.
\]  

(7.6)
7.2.2 Dynamic Error Specifications

The dynamic performance of an ADC is obtained by examining its AC characteristics when a spectrally pure sinewave is applied to the input. This is best done by performing an FFT on the output data and examining the spectrum for artefacts such as noise and distortion. The most important dynamic specifications are explained briefly in the following.

7.2.2.1 Signal-to-Noise Ratio (SNR)

The SNR is specified for full scale input amplitude and should include all noise contributions in the band of interest - usually up to the Nyquist frequency ($f_s/2$). This is summarized as:

$$SNR = 10 \times \log\left(\frac{\text{Max Signal Power}}{\text{Total Noise Power in Freq Band of Interest}}\right).$$ \hspace{1cm} (7.7)

A variant of this definition is to include the power of the distortion components with the noise power, and this is called the signal-to-noise and distortion ratio, or SNDR. Typically the SNR is dominated by quantization noise and circuit thermal noise but also includes other noise sources such as noise emanating from the references and power supplies, glitches, measurement setup noise, etc. See section 7.7.1 for analysis of SNR.

7.2.2.2 Effective Number of Bits (ENOB)

For real ADCs, the ENOB is often used instead of SNR or SNDR, since it gives a better indication of ADC accuracy: it is defined at a specific input frequency and sampling rate. The ENOB is defined to include all measured sources of noise and distortion in an ADC:

$$ENOB = \frac{SNR_{\text{measured}} - 1.76}{6.02}.$$ \hspace{1cm} (7.8)

7.2.2.3 Total Harmonic Distortion (THD)

The THD of an ADC gives the ratio of the power of all the harmonics of the input signal to the power of the fundamental. It is usually specified up to a certain number of harmonics, $k$, with $k$ usually in the range of 6 to 10 (i.e., up to the $10\text{th}$ harmonic). Furthermore, it assumed that the input signal is close to full scale. The $k\text{th}$ order THD is defined as:

$$THD_k = 10 \times \log\left(\sum_{i=2}^{k} \frac{A_i^2}{A_1^2}\right).$$ \hspace{1cm} (7.9)

which is expressed in negative dBs with respect to the fundamental, $A_1$.

7.2.2.4 Spurious Free Dynamic Range (SFDR)

The SFDR is widely used as a measure of the quality of high-speed ADCs for communications applications. It is defined as the ratio of the power of the signal fundamental tone to the power of the largest spurious component in a certain frequency range:
7.3. Anti-Aliasing Pre-Filter

\[
SFDR = 10 \times \log \left( \frac{A_1^2}{A_{spur}^2} \right),
\]

with \( A_1 \) the RMS value of the fundamental and \( A_{spur} \) the RMS value of the largest spurious component. The \( SFDR \) is expressed either as a function of the signal fundamental amplitude (dBc) or as a function of the ADC full scale (dBFS). The frequency range is almost always the Nyquist band from 0 to \( f_s/2 \) in Nyquist ADCs. The \( SFDR \) is a function of the amplitude and frequency of the input tone as well as the sampling frequency.

In a well designed ADC system, the spurious component will be a harmonic of the fundamental and is usually well below the level of the noise floor. The \( SFDR \) is a very important measure for ADCs in IF bandpass applications or in sub-sampling applications, since the spurious tone can be interpreted as an adjacent channel.

7.2.2.5 Intermodulation Distortion (IMD)

ADCs required for radio receiver and transmitter applications are best further characterized for linearity by measuring their \( IMD \). Generally two-tone intermodulation is used, where two tones at frequencies \( f_1 \) and \( f_2 \) with amplitudes slightly less than \( FS/2 \) are applied to the ADC. The FFT is examined for spurious tones at frequencies of:

\[
f_{IMD_{m,n}} = [a \times f_1 \pm b \times f_2] \mod f_s,
\]

where \( a \) and \( b \) are positive integers greater than or not equal to 0. The \( IMD \) is calculated as:

\[
IMD = 10 \times \log \left( \frac{A_{IMD}^2}{A_1^2} \right),
\]

where \( A_1 \) represents the amplitude of either of the original input tones and \( A_{IMD} \) is the amplitude of the \( IMD \) product. Generally, the \( IMD \) of an ADC is specified for a third order product which can fall in band, such as \( 2f_1 - f_2 \) or \( 2f_2 - f_1 \).

7.3 Anti-Aliasing Pre-Filter

The function of the anti-aliasing pre-filter is to band-limit the analogue input signal in such a way that any signal components which fold back within the signal bandwidth after sampling are well below the quantization noise level. In the interests of low cost, small board space, low power and design flexibility, a simple lowpass pre-filter is often preferred. The bandwidth of the pre-filter is generally much less than the Nyquist bandwidth to facilitate a wide transition band [76]. Over-sampling by the sampler combined with digital decimation and down-sampling immediately after the ADC can then be used. Part of the decimation and down-sampling can, of course, be performed in the analogue sampled data (ASD) domain directly after the sampler through the use of SC filtering, as discussed in Chapter 5. Digital and/or ASD filtering is accurate, enabling the creation of accurate notch and bandpass characteristics. A sharp transition band can be created with flat amplitude and linear-phase in the passband. Integrated dig-
ital and ASD filters can be programmed for different characteristics depending on signal conditions and system specifications.

The sampling theorem of C.E. Shannon [77] states that any continuous-time signal can be completely recovered from its samples if, and only if, the sampling rate is greater than twice the signal bandwidth. Frequency folding caused by sampling creates sampled signal representations at frequencies \( f_{\text{in}} \mod f_s \) and \( (f_s - f_{\text{in}}) \mod f_s \). Aliasing occurs when \( f_{\text{in}} > f_s / 2 \). This restriction on the frequency content of the signal \( x_a(t) \) is illustrated with an example in Fig. 7.5. The signal frequency of 0.9MHz sampled at a rate of 1MHz cannot be distinguished from a signal frequency of 0.1MHz due to undersampling giving rise to aliasing of 0.9MHz back to 0.1MHz.

Oversampling can be used to ease the specifications of the anti-aliasing pre-filter. Consider two cases of pre-filter shown in Fig. 7.6. For a given maximum signal bandwidth, \( f_{\text{bw}} \), the filter dynamic range is determined by the attenuation achieved of input frequency components beyond the filter transition band given by \( f_s - 2 \times f_{\text{bw}} \). Clearly, as \( f_s \) goes beyond \( 2 \times f_{\text{bw}} \), the required complexity of the pre-filter reduces dramatically. For instance, in Fig. 7.6(a), the filter characteristic is shown for when \( f_s = 3 \times f_{\text{bw}} \), while in Fig. 7.6(b) the required pre-filter characteristic is shown for when \( f_s = 6 \times f_{\text{bw}} \). The transition band to achieve the same dynamic range increases by a factor of 4 from \( f_{\text{bw}} \) to \( 4 \times f_{\text{bw}} \) after doubling the sampling frequency.

High quality ADCs require a flat in-band frequency response to ensure no bits are lost due to attenuation across the signal bandwidth. Consider, for instance, the gain characteristic of a first order lowpass filter given by:

\[
L(f) = \frac{L(0)}{\sqrt{1 + \left(\frac{f}{f_{\text{bw}}}\right)^2}}.
\]  

(7.13)

The gain loss in LSBs across the signal bandwidth is shown in Fig. 7.7, assuming an input sig-
7.4 Sampling

Clean sampling is key to the accurate conversion of the analogue input signal to a sampled-data representation. Any inaccuracies here due to mis-timing of the sample clock edges lead directly to an inaccurate digital representation of the input signal. This is examined and quantified in this section.

7.4.1 Sampling Jitter

Generally, a high performance track-and-hold (T&H) is used as a dedicated sampler to create an accurate analogue sampled data signal (discrete time) which is subsequently quantized by the ADC (discrete amplitude). For high-speed ADC applications, the sampling jitter or aperture jitter of the sample clock can have a big impact on performance [78]. Many applications, such as wideband radio, require sub-sampling of signals that are at frequencies beyond the sample clock frequency. Note, however, that once the signal is acquired by the sampler of a switched-capacitor ADC, clock jitter causes no further degradation of performance.

Consider an analogue waveform $x_a(t)$, shown in Fig. 7.8, which is sampled at a nominal
instant in time, given by $t = t_0$. An error in the signal amplitude $\varepsilon_\tau$ arises from the uncertainty in the sampling moment given by $\tau$. This amplitude error is defined by:

$$\varepsilon_\tau(t_0) = x_a(t_0 + \tau) - x_a(t_0). \tag{7.14}$$

Since the aperture uncertainty $\tau$ is very small compared to the time period between sample moments, (7.14) can be approximated by a first order Taylor expansion making the amplitude error proportional to the product of $\tau$ and the derivative (or slope) of the input signal at the sampling instant $t_0$:

$$\varepsilon_\tau(t_0) \approx \tau \times \dot{x}_a(t_0). \tag{7.15}$$

The jitter noise power of the error amplitude $\varepsilon_\tau$ is obtained by getting its variance $\sigma_J^2$. Assuming the jitter has a Gaussian distribution with zero mean value, the jitter noise power becomes:

$$\sigma_J^2 = E[\varepsilon_\tau^2(t)] = E[\tau^2 \times \dot{x}_a^2(t)]. \tag{7.16}$$

With $\tau$ statistically independent of $\dot{x}_a(t)$, equation (7.16) can be simplified to:

$$\sigma_J^2 = \sigma_\tau^2 \times E[\dot{x}_a^2(t)], \tag{7.17}$$

where $\sigma_\tau$ represents the RMS jitter.

Consider the specific case of sampling a sinusoidal input signal of frequency $f_{in}$ and amplitude $A$, then

$$\dot{x}_a(t) = 2\pi f_{in} A \cos(2\pi f_{in} t). \tag{7.18}$$

The average power of $\dot{x}_a^2(t)$ is obtained by integrating its power spectral density $S_\dot{x}(f)$ over all of frequency, i.e.
The autocorrelation function, \( R_x(t, \tau) \), of \( \hat{x}_a(t) \) is given by:

\[
R_x(t, \tau) = E[\hat{x}_a(t + \tau) \times \hat{x}_a(t)] = (2\pi f_{in})^2 \times A^2 / 2 \times \cos(2\pi f_{in} \tau).
\]  

(7.20)

The power spectral density is found by taking the Fourier transform of the autocorrelation function. Hence,

\[
S_x(f) = \pi^2 \times f_{in}^2 \times A^2 \times [\delta(f-f_{in}) + \delta(f+f_{in})].
\]  

(7.21)

The total average jitter noise power is obtained using (7.17) and (7.19) to be:

\[
\sigma_J^2 = \sigma_t^2 \times 2\pi^2 f_{in}^2 A^2,
\]  

(7.22)

which is worst at the edge of the Nyquist interval, \( f_s/2 \). The jitter noise power increases with the square of the signal amplitude, while the signal-to-jitter noise ratio becomes:

\[
SJNR = \frac{\sigma_S^2}{\sigma_J^2} = \frac{A^2/2}{\sigma_t^2 \times 2\pi^2 f_{in}^2 A^2} = \frac{1}{(\sigma_t^2 2\pi f_{in})^2},
\]  

(7.23)

which is independent of the input signal level. Thus, signal amplitude has no effect on the \( SJNR \), since any changes in signal amplitude produce equal changes in jitter noise via the slew rate of the signal. Furthermore, the sampling frequency has no effect, since the amplitude error is only affected by the timing error of the sampling instant and not by how many sampling instants there are per unit time. Note that in an oversampling application, the \( SJNR \) is reduced by the oversampling ratio \( f_s/2f_{bw} \), since the jitter noise is spread out over the Nyquist interval,

---

**Fig. 7.8** Analogue waveform sampled by clock with aperture jitter.

\[
E\left[ \hat{x}^2(t) \right] = \int_{-\infty}^{\infty} S_x(f) df.
\]  

(7.19)
whereas the band of interest extends only to $f_{bw}$. A decimation filter is used in the digital domain to remove frequency components above $f_{bw}$ before sub-sampling.

The $SJNR$ can be evaluated once the probability density function (PDF) of the jitter is known. Typically, the jitter has a near-Gaussian PDF where it is usually assumed that the peak-to-peak jitter is 6 times the RMS jitter, i.e.

$$\tau_{pp} = 6 \times \sigma_{\tau}.$$

(7.24)

Note, for a near-Gaussian distribution, the standard deviation $\sigma$ is approximated as $1/6 \times (\text{max value} - \text{min value})$, where 99.73% of all cases fall within the $\pm 3\sigma$ of the mean. The $SJNR$ can now be re-written as:

$$SJNR_{dB} = 20\log\left(\frac{6}{2\pi f_{in}\tau_{pp}}\right) = 20\log\left(\frac{1}{f_{in}\tau_{pp}}\right) - 0.4\text{dB}.$$

(7.25)

The effective bits of resolution are calculated using equation (7.8) and plotted in Fig. 7.9 against the peak-to-peak jitter for different values of the input signal frequency. The jitter power is inversely proportional to the square of the instantaneous input frequency but independent of the signal bandwidth. Therefore, sub-sampling applications, where a narrowband signal at several hundreds of MHz is shifted to lower frequencies through undersampling, can put a severe requirement on the sampling clock. So for instance, an input signal at 100MHz subsampled to, and quantized at, 10MHz must be sampled with a clock that has 10 times lower jitter than a signal that is directly sampled and quantized at 10MHz in order to achieve the same number of effective bits.
7.4. Sampling

7.4.2 Sample Clock Phase Noise Related to Allowable Sampling Jitter

Consider a sinusoidal input signal of frequency $f_{in}$ spanning the full scale range of the ADC (FS), i.e. $FS/2 \times \sin(2\pi f_{in}t)$. The maximum jitter occurs at the $t = 0$ transition point of the sinusoid. The allowable peak-peak jitter is such that a maximum ±1 LSB error occurs with respect to the zero transition point. Hence, the maximum amplitude error span is $\pm \Delta$. The peak-peak jitter giving rise to this maximum amplitude error span is:

\[
\tau_{pp} = \frac{2\Delta}{\text{slope at } t = 0} = \frac{2 \times FS/2^N}{2\pi f_{in} \times FS/2} = \frac{1}{2^{N-1} \pi f_{in}}.
\] (7.26)

The worst case jitter occurs for the fastest expected input signal. When sampling at the Nyquist rate ($f_{clk} = 2f_{in}$), then:

\[
\tau_{pp} = \frac{1}{2^{N-2} \pi f_{clk}}.
\] (7.27)

The phase noise of the clock is directly related to the jitter through its frequency, so that:

\[
\phi_{pp} = 2\pi f_{clk} \times \tau_{pp}.
\] (7.28)

After substituting equation (7.27) for $\tau_{pp}$, the peak-peak phase error becomes:

\[
\phi_{pp} = 2^{-N+3}.
\] (7.29)

Note that the RMS phase noise is related to the RMS jitter through $\sigma_\phi = 2\pi f_{clk} \times \sigma_\tau$. Assuming $6 \cdot \sigma$ jitter, the phase noise is also near-Gaussian with $\phi_{pp} = 6 \cdot \sigma_\phi$. Thus, the RMS phase noise (in radians) is given by:

\[
\sigma_\phi = 2^{-N+2}/3.
\] (7.30)

The sample clock phase error depends only on the ADC resolution and is independent of sample frequency. It should be small compared to the quantization noise as discussed in section 7.6.

7.4.3 Sample Clock Noise Spectrum

Usually some kind of frequency synthesizer based on a phase locked loop (PLL) is used to generate a clock signal for sampling whose frequency is locked to an external off-chip reference frequency. This is modelled in Fig. 7.10. The PLL output frequency $f_{clk}$ is generated to be some multiple $M$ of $f_{ref}$. The ideal input to the controlled oscillator - for instance a voltage controlled oscillator (VCO) - is a DC voltage which exactly determines the output frequency. It is of the form:

\[
\phi_{out} = f_{0} + K_{osc} \cdot V_{ctrl},
\] (7.31)
where $f_0$ is the nominal centre frequency of the VCO for a zero valued control voltage. Noise in the phase detector is averaged out in the loop filter. A large time constant in the loop filter is often preferred, especially when a noisy but stable clock reference is used. The circuit noise of the VCO itself is suppressed in the narrow bandwidth of the PLL. Beyond the bandwidth of the PLL, the VCO is essentially free-running so that its noise is directly transferred to the output.

The phase noise originates mostly in the VCO [79]. It is modelled in Fig. 7.11(a) with equivalent input and output noise voltages of $v_n$ and $v_{n_n}$, respectively. The frequency of the VCO is modulated by $v_n$ which causes phase noise. The phase noise mechanism of the VCO in a narrow-band PLL can be modelled using narrow-band FM modulation. Consider one specific interfering signal of radial frequency $\omega_m$ and amplitude $\hat{v}_n$:

$$v_n = \hat{v}_n \cdot \cos(\omega_m t).$$  \hspace{1cm} (7.32)

With $\hat{c}$ the amplitude of the VCO output and $K_{osc}$ the transfer gain and $M$ the frequency divider ratio, the VCO frequency is modulated by $v_n$ to become:

$$v_{osc} = \hat{c} \cdot \cos \left[ \frac{\omega_{clk} t}{M} + \frac{\phi(t)}{M} \right]$$

$$= \hat{c} \cdot \cos \left[ \frac{\omega_{clk} t}{M} + \left( \frac{K_{osc}}{M} \hat{v}_n \cos(\omega_m t) \right) \right]$$

$$= \hat{c} \cdot \cos \left[ \frac{\omega_{clk}}{M} \left( t + \frac{K_{osc}}{\omega_m \omega_{clk}} \hat{v}_n \cdot \sin(\omega_m t) \right) \right].$$  \hspace{1cm} (7.33)

The peak-peak phase jitter is obtained as:

$$\tau_{pp} = 2 \frac{K_{osc} \hat{v}_n}{\omega_{clk} \omega_m},$$  \hspace{1cm} (7.34)

while the peak-peak phase error becomes:

$$\phi_{pp} = \frac{\omega_{clk}}{M} \tau_{pp} = 2 \frac{K_{osc} \hat{v}_n}{M \omega_m}. $$ \hspace{1cm} (7.35)

Note that although the jitter remains the same independent of the divider ratio $M$, the phase noise, on the other hand, is reduced by a factor of $M$. 

**Fig. 7.10** A typical PLL clock synthesizer.
7.4. Sampling

Equation (7.33) for the VCO output is in the form of a frequency modulation (FM), and can be written as:

\[ v_{osc} = \hat{c} \cdot \cos \left( \omega_{clk} t \right) + M \cdot \sin \left( \omega_m t \right) \]

where \( \beta_m = K_{osc} v_n / M \omega_m \) is the modulation index corresponding to peak phase deviation. This can be further expanded to become:

\[ v_{osc} = \hat{c} \cdot \cos \left( \omega_{clk} t \right) \cdot \cos \left( \beta_m \cdot \sin \left( \omega_m t \right) \right) - \hat{c} \cdot \sin \left( \omega_{clk} t \right) \cdot \sin \left( \beta_m \cdot \sin \left( \omega_m t \right) \right), \]

which gives rise to the Bessel function representation of FM. For small values of \( \beta_m (< 0.1) \), (7.37) can be further simplified using \( \sin(x) \approx x \) and \( \cos(x) \approx 1 \), as follows:

\[ v_{osc} \approx \hat{c} \cdot \cos \left( \omega_{clk} t \right) - \hat{c} \cdot \beta_m \cdot \sin \left( \omega_{clk} t \right) \cdot \sin \left( \omega_m t \right) \]

\[ = \hat{c} \cdot \left[ \cos \left( \omega_{clk} t \right) - \frac{\beta_m}{2} \cdot \cos \left( \left( \omega_{clk} - \omega_m \right) t \right) + \frac{\beta_m}{2} \cdot \cos \left( \left( \omega_{clk} + \omega_m \right) t \right) \right]. \]

**Fig. 7.11** (a) Noise model of VCO, (b) phase change versus time for small single frequency interference, (c) single-sideband phase noise power spectral density.

**Fig. 7.12** Carrier-to-Noise ratio measured on oscillator spectral distribution.
The phase variation in time of the output clock signal with small single frequency interference is shown in Fig. 7.11(b), while its single-sideband power spectral density is shown in Fig. 7.11(c).

The relative height of the modulation frequency components compared to the carrier gives rise to the carrier-to-noise ratio (CNR) of the oscillator - Fig. 7.12. The CNR is the most frequent figure-of-merit for the quality of the clock source. It is defined by a power ratio of the carrier to the interference measured in a 1Hz bandwidth at an offset of \( f_m \) from the carrier frequency \( f_{\text{clk}} \) in dBC/Hz. Hence, (using radial frequencies):

\[
\text{CNR}(\omega_m) = 20\log \left( \frac{2}{\beta_m} \right) = 20\log \left( \frac{2\omega_m}{\Delta\omega} \right) = 20\log \left( \frac{2M\omega_m}{K_{\text{osc}}\hat{v}_n} \right). \tag{7.39}
\]

Note that the above analysis includes only the input noise of the VCO (\( v_{n_i} \)), while the additive output noise is ignored \( v_{n_o} \) since it is usually much smaller. The effect of the dividers is to reduce the phase noise of the VCO by a factor of \( M \) (equation (7.35)). However, the additive output white noise \( v_{n_o} \) is not reduced by \( M \). Furthermore, both the dividers itself and the clock buffers produce noise. This should all be accounted for to get a true indication of the clock noise.

### 7.5 Quantization

As noted in 7.3, the input sampler does not cause a loss of information as long as the sampling rate is greater than the Nyquist bandwidth. Quantization, on the other hand, produces an irreversible conversion error, where a continuous range of amplitudes is mapped on to a finite set of digital codes. Quantization noise is examined in this section for both the usual uniform quantization interval approximation and a more realistic non-uniform quantization approximation. The spectral content of the quantization is then examined and harmonically related error terms are analysed.

#### 7.5.1 Quantization Noise

The quantizer can be modelled as in Fig. 7.13, where the quantization errors \( e[m] \) can be seen as additive white noise that is linearly summed with the sampled input signal, \( x_s[m] \). The conditions for this to hold true can be summarized using Bennett’s assumptions [80]:

1) the input signal range can never exceed the quantizer range (no saturation);
2) there are a large number of quantizer levels (high-resolution and low correlation with input signal);
3) all codes are uniformly distributed over their quantization intervals;
4) all quantizer levels are exercised regularly (busy - non-DC) to remove correlation between the input signal and quantization levels.

The signal-to-quantization noise power ratio is the usual way of characterizing the quantizer. This will be examined in the following.
7.5. Quantization

7.5.1.1 Uniform coding model

With the conditions set out by Bennett holding true, the quantization error, $e$, can be seen as having equal probability of taking on any value in the range of $-\frac{\Delta}{2}$ to $+\frac{\Delta}{2}$, as illustrated in Fig. 7.14 [81]. The linearised quantization noise model is shown in Fig. 7.13. Assuming that all the quantization levels are equally distributed and mutually separated by 1 LSB, the noise power, or variance, of the quantization error can be calculated as follows:

$$\sigma^2_{\Delta(\text{unif})} = \int_{-\infty}^{\infty} e^2 \cdot \rho_{\Delta}(e) \cdot de$$

$$= \frac{1}{4} \int_{-\frac{\Delta}{2}}^{\frac{\Delta}{2}} e^2 \cdot de$$

$$= \frac{\Delta^2}{12}. \quad (7.40)$$

This is the classical result for quantization noise and represents the minimum quantization noise condition for uniform code widths of 1 LSB.

---

**Fig. 7.13** Quantizer model with additive noise for linear analysis.

**Fig. 7.14** Probability density function of additive noise assuming uniform coding model.
7.5.1.2 Long and short coding model

The ubiquitous uniform code model of 7.5.1.1 gives too optimistic a noise level to represent a real ADC. A more realistic model is the alternating code model, where it is assumed that the ADC transfer characteristic can be divided up into a series of long and short quantization intervals, such as shown in Fig. 7.15. An equal number of long and short codes occur over the full scale range of the ADC. Again, the quantization errors are modelled statistically as being uniformly distributed over an interval of $\pm \frac{\Delta L}{2}$ for the long codes and $\pm \frac{\Delta S}{2}$ for the short codes. This is illustrated in Fig. 7.16.

The noise power for the long codes can be obtained as:

$$\sigma^2_{\Delta_L} = \frac{\Delta_L^2}{12},$$  \hfill (7.41)
while the noise power for the short codes becomes:

$$\sigma_{\Delta_S}^2 = \frac{\Delta_S^2}{12}.$$  \hspace{1cm} (7.42)

The total quantization noise power is obtained by adding the individual noise contributions of the long and short codes, each weighted by their relative contributions over a 2 LSB interval:

$$\sigma_{\Delta(\text{alter})}^2 = \frac{\Delta_L^2}{2\Delta} \times \sigma_{\Delta L}^2 + \frac{\Delta_S^2}{2\Delta} \times \sigma_{\Delta S}^2.$$

With the quantity DNL representing the scalar value of the DNL, then $\Delta_L$ and $\Delta_S$ can be defined as:

$$\Delta_L = 1 + \text{DNL} \times \Delta$$

and

$$\Delta_S = 1 - \text{DNL} \times \Delta$$

Substituting into (7.43),

$$\sigma_{\Delta(\text{alter})}^2 = \frac{\Delta^2}{24} \times [(1 + \text{DNL})^3 + (1 - \text{DNL})^3].$$  \hspace{1cm} (7.45)

Finally, the total RMS noise related to the DNL becomes:

$$\sigma_{\Delta(\text{alter})} = \frac{\Delta}{\sqrt{12}} \times \sqrt{1 + 3\text{DNL}^2}. \hspace{1cm} (7.46)$$

7.5.1.3 Signal-to-Quantization Noise Ratios

The signal-to-quantization noise ratio, $SQNR$, is obtained by relating the power, $\sigma_S^2$, of a sinusoidal input signal with amplitude $A$ to the quantization noise power, $\sigma_{\Delta}^2$. Assuming the generalized long and short code quantization model of 7.5.1.2, then

$$SQNR = \frac{\sigma_S^2}{\sigma_{\Delta}^2} = \frac{A^2/2}{\Delta^2/12 \times (1 + 3\text{DNL}^2)} = 6 \times \left(\frac{A}{\Delta}\right)^2 \times \frac{1}{1 + 3\text{DNL}^2}. \hspace{1cm} (7.47)$$

In the specific case of a full scale sinusoidal input, where $A$ becomes $FS/2$, then

\begin{figure}
\centering
\includegraphics[width=0.5\textwidth]{probability_density_functions.png}
\caption{Probability density functions for long (L) and short (S) coding model.}
\end{figure}
Chapter 7: ADC Design at Black-Box Level

In decibels, this becomes:

$$S_{\text{SQNR}}_{FS} = 6 \times \frac{(2^N/2 \times \Delta)^2}{\Delta^2} \times \frac{1}{1 + 3DNL^2} = \frac{3}{2} \times 2^{2N} \times \frac{1}{1 + 3DNL^2}. \quad (7.48)$$

In decibels, this becomes:

$$S_{\text{SQNR}}_{FS} = 6.02N - 10\log(1 + 3DNL^2) + 1.76 \text{ dB}. \quad (7.49)$$

The decrease in \( S_{\text{SQNR}} \) with increasing DNL error compared to ideal uniform quantization is plotted in Fig. 7.17. For instance, taking long codes of +0.5 DNL and short codes of -0.5 DNL, representing code widths of 1.5 and 0.5 LSBs respectively, the noise is increased by 2.43dB compared to the classical ideal case of uniform 1 LSB code widths. Clearly, as the DNL approaches ±1 LSBs, every second code goes missing and we get a return of the uniform coding condition but with 1 less effective bit.

The classical maximum \( S_{\text{SQNR}} \) is obtained for \( A = FS/2 \) and assuming uniform coding, i.e. \( DNL = 0 \):

$$S_{\text{SQNR}}_{\text{MAX}} = 6.02N + 1.76 \text{ dB}. \quad (7.50)$$

The quantization noise models of sections 7.5.1.1 and 7.5.1.2 were derived using the additive white noise analogy, where the quantization noise power is uniformly distributed in the Nyquist interval extending from \(-f_s/2\) to \(+f_s/2\). However, the signal with maximum bandwidth extending from \(-f_{bw}/2\) to \(+f_{bw}/2\) is often oversampled so that quantization noise appearing in the signal bandwidth is reduced by the oversampling ratio \( f_s/2f_{bw} \). Furthermore, for completeness, account should be taken for when the maximum signal amplitude doesn’t reach \( FS/2 \). Hence, the maximum theoretical \( S_{\text{SQNR}} \) that can be achieved becomes:

$$S_{\text{SQNR}}_{\text{MAX}} = 6.02N + 10\log\left(\frac{f_s}{2f_{bw}}\right) + 20\log\left(\frac{2A}{FS}\right) + 1.76 \text{ dB}. \quad (7.51)$$
The signal-to-noise ratio increases by 6dB or 1-bit for every 2 octaves the input is oversampled or just 3dB per octave.

### 7.5.2 Quantizer Distortion

The quantizer error output is not signal independent uniform noise as generally assumed but is instead a deterministic function of the input signal. The discrete amplitude nature of the quantized signal results from the jumps in amplitude from level to level of the quantizer. An example is shown in Fig. 7.18 of the quantization error produced by the 4-bit quantization of a sinusoid. Spectral analysis of the quantizer output reveals a series of discrete harmonics not predicted by the white noise model of section 7.5.1. The correlation of the quantized noise of the output signal with the input signal becomes stronger as the quantizer resolution goes lower [82]. The correlation is strongest for a 1-bit quantizer, where the output is just a square wave. A model to examine the spectral content of the quantized error signal for a sinusoidal input signal is developed in the following.

Since the quantized signal $x_q(t)$ is inherently periodic, its Fourier series representation can be used to analyze its distortion [83]. Consider the representation of $x_q(t)$ as a continuous staircase signal with period $2\pi$. The staircase signal can be seen to be made up of a summation

---

**Fig. 7.18** Quantization error resulting from 4-bit uniform sampling of a sinusoid.
of rectangular pulses of height \( \Delta \), the normalized quantization step. (The case for a 3-bit unipolar ADC is shown in Fig. 7.19). Note the choice of phase of the input signal makes no difference. For convenience of analysis, the input signal is chosen to be a negative cosine function.

The Fourier series of the periodic quantizer function \( x_q(t) \) is:

\[
x_q(t) = \frac{a_0}{2} + \sum_{k=1}^{\infty} \left[ a_k \cdot \cos(k \omega_0 t) + b_k \cdot \sin(k \omega_0 t) \right]
\]

with \( \omega_0 = \frac{2\pi}{T} \). \hfill (7.52)

Using \( \theta = \omega_0 \cdot t \) with period \( 2\pi \), the series of Fourier coefficients, \( a_k \) and \( b_k \) can be written as:

\[
a_k = \frac{1}{\pi} \int_{0}^{2\pi} x_q(\theta) \cos(k \theta) \, d\theta
\]

\[b_k = \frac{1}{\pi} \int_{0}^{2\pi} x_q(\theta) \sin(k \theta) \, d\theta.
\] \hfill (7.54)

The first term \( \frac{a_0}{2} \) is the average value and can be determined by inspection, or by setting \( k = 0 \) in (7.53).

Two simplifications can be made in obtaining the Fourier series. First, since the applied signal is an inverse cosine (even), the quantized output is even and, hence, \( b_k = 0 \). Secondly, since the output waveform is symmetrical about \( \theta = \pi \), only the coefficients between 0 and \( \pi \) need to be evaluated and the result doubled. The phase is defined in such a way that as \( \theta \) extends from 0 to \( \pi \), the input level extends from 0 to \( FS \); see Fig. 7.19. Consider now a rectangular pulse of height \( \Delta \), extending from \( -\cos^{-1}\left(\frac{\Delta}{2}\right) \) to \( \pi \), used to compose the quantized
output \( x_q(\theta) \). The Fourier coefficients of this rectangular pulse are

\[
a_k^* = \frac{2}{\pi} \int_{-\cos^{-1}(\frac{\Delta}{2})}^{\pi} \Delta \cos(k\theta) \, d\theta \tag{7.55}
\]

\[
= -\frac{2\Delta}{\pi k} \sin\left(k\cos^{-1}\left(\frac{\Delta}{2}\right)\right).
\]

The frequency coefficients \( a_k \) are obtained by summing all of \( a_k^* \) for each rectangular pulse used to build up the quantized output to give:

\[
a_k = -\frac{2\Delta}{\pi k} \sum_{m=1}^{2^{N-1}} \sin\left(k\cos^{-1}\left(m\left(\frac{1}{2}\right)\Delta\right)\right). \tag{7.56}
\]

Finally, the quantized output signal \( x_q(\theta) \) can be obtained from:

\[
x_q(\theta) = \frac{a_0}{2} + \sum_{k=1}^{\infty} a_k \cos(k\theta). \tag{7.57}
\]

The relative harmonic distortion, in dBC with respect to the fundamental, is obtained as:

\[
HD_k = 20 \log\left(\frac{a_k}{a_1}\right). \tag{7.58}
\]

Two frequency plots of the quantization harmonic distortion are presented in Fig. 7.20 for (a) 6-bit and (b) 9-bit quantization. The maximum distortion is found to occur at \( 2^N \pi \) times the fundamental frequency. This is the same as the relationship between the period of the input signal and the period of the quantization error [84]. For instance, the harmonic number for maximum distortion of a 9-bit ADC has been simulated to be 1596 (Fig. 7.20(b)), which is approximately \( 2^9 \pi \).

Clearly from the simulations of Fig. 7.20, the maximum harmonic level is always somewhat larger than the 3rd harmonic and this difference increases as the quantizer resolution increases. Simulations were carried out to examine these effects and they are presented in Fig. 7.21. The variation of the relative level of the maximum harmonic component with respect to the fundamental for increasing resolutions \( N \) is shown in Fig. 7.21(a). The maximum distortion level is seen to decrease at a rate of -8.2dB/bit from simulations. The increase of the harmonic number with resolution is shown in Fig. 7.21(b), and this appears to follow the \( 2^N \pi \) rule to within a few %. Note, approximating the maximum harmonic level as that of the 3rd harmonic level is a reasonable one, in which case the level of the third harmonic with respect to the fundamental is approximately given by \(-9N\) dBC \( 10\cdot\log\left(\sqrt[3]{2^N/3}\right) \), where \( N \) is the effective quantizer resolution.

The above discussion of quantization distortion is based on uniform quantization. Typically, the quantization levels are spaced in a slight non-uniform manner, the distribution of which depends largely on the type of ADC chosen. In reality, errors resulting from non-ideal
Chapter 7: ADC Design at Black-Box Level

Max distortion component = -76dB @ k = 1596

Harmonic Number (k)

Level wrt 1st harmonic (dBc)

Harmonic Number (k)

Fig. 7.20 Quantization noise spectrum for (a) 6-bit and (b) 9-bit uniform quantizers.

Max distortion component = -52dB @ k = 194

Harmonic no. of distortion peak

Max harmonic wrt fundamental (dBc)

No. of bits quantization

Fig. 7.21 Maximum harmonic level (a), and its harmonic number (b), plotted as a function of quantizer resolution.
active components used to create the ADC will add to the errors due to quantization. These non-idealities are examined in the case of algorithmic and pipelined ADCs in the following chapters.

7.6 Effective Bits

The quality of a real ADC is best quantified by estimating its resolution in effective bits [74]. This is done by replacing the ideal $SQNR_{MAX}$ over the complete Nyquist bandwidth with the actual measured $SNR$ in equation (7.50) and calculating out the effective number of bits, or $ENOB$, so that:

$$ ENOB = \frac{SNR_{measured} - 1.76}{6.02}. $$

(7.59)

Alternatively, the $ENOB$ can be related to the ideal number of bits $N_{ideal}$, where no reference needs to be made to the idealized uniform coding model, using:

$$ ENOB_{\text{LSB}} = N_{\text{ideal}} - \log_2\left(\frac{\sigma_\Delta(\text{measured})}{\sigma_\Delta(\text{ideal})}\right). $$

(7.60)

The $SNR$ should be measured as a function of the input frequency as it is varied from 0Hz up to $f_s/2$. The typical variation of the ENOB as the input signal is swept in frequency is illustrated in Fig. 7.22. A related measured parameter of interest is the full scale effective resolution bandwidth $ERB$, or sometimes called the full scale analogue bandwidth. It is defined as the input frequency where the ENOB of the ADC response to a full scale sinusoidal input reduces by 3dB with respect to its value at very low frequencies. Note the measurement must include all the usual artefacts of circuit noise, jitter and non-linearities.

The combined signal-to-noise ratio for both jitter (7.22) and quantization (7.46) of the black-box ADC can be calculated as:
Using equations (7.59) and (7.61), the SQJNR as a function of the RMS jitter is plotted in Fig. 7.23 for (a) 0 LSB DNL and (b) 0.5 LSB DNL for a 14-bit ADC. Similarly in Fig. 7.24, the effective bit loss as a function of the RMS clock phase noise (discussed in section 7.4.2) is shown. The phase noise and hence jitter level can be determined below which the quantization noise dominates. The -0.3 LSB loss indicated in the figure is a reasonable level: it corresponds to the one standard deviation of phase jitter of equation (7.30). As part of the ADC design strategy, the phase noise contribution should remain insignificant compared to other noise sources.

To take a couple of examples: a 10-bit ADC requires a sample clock with less than 1.3
7.7. ADC Conversion Efficiency

The minimum SNR and power limits are derived in this section for the generic ADC model for given conversion speed and accuracy specifications. Finally, figures of merit for area and power are presented as a means for comparing the efficiency of ADCs with different specifications, architectures and technologies.

7.7.1 Minimum SNR Limit

The total noise power of an ADC \( \sigma_{N_{ADC}}^2 \) is related to the quantization noise power \( \sigma_{\Delta}^2 \) and the total thermal noise power \( \sigma_{N_{th}}^2 \) by:

\[
\sigma_{N_{ADC}}^2 = \sigma_{\Delta}^2 + \sigma_{N_{th}}^2.
\]  

(7.62)

No correlation is assumed here between the quantization noise and thermal noise. Equation (7.62) can be re-written to include the quantization and thermal signal-to-noise ratios, \( SNR_{quantiz} \) and \( SNR_{thermal} \), respectively [74]:

\[
\sigma_{N_{ADC}}^2 = \sigma_{\Delta}^2 \left( 1 + \frac{SNR_{quantiz}}{SNR_{thermal}} \right).
\]  

(7.63)
The $SNR_{ADC}$ can be directly related to both $SNR_{thermal}$ and $SNR_{quantiz}$ after re-arranging equation (7.63):

$$SNR_{ADC} = SNR_{quantiz} \cdot \frac{1}{1+k}, \quad (7.64)$$

in which $k$ is defined here as:

$$k = \frac{SNR_{quantiz}}{SNR_{thermal}}, \quad (7.65)$$

It is important not to over-design the ADC for a thermal noise which is a lot lower than the quantization noise, since then the ADC dissipates too much power for the sake of a small improvement in overall $SNR_{ADC}$. Similarly, the thermal noise should not dominate the quantization noise. A good compromise is to achieve a design that degrades the overall $SNR_{ADC}$ by no more than 1.76dB, which brings the $SNR_{ADC}$ down to the resolution level calculation of $SNR$, i.e. $SNR_{ADC}(dB) \sim 6 \cdot N$. This occurs when the thermal noise power is set at or below half the quantization noise power, or $k \leq \frac{1}{2}$. The ideal $SNR_{quantiz}$ is derived from equation (7.48) for 0 DNL to be:

$$SNR_{quantiz} = \frac{3}{2} \cdot 2^{2N}. \quad (7.66)$$

Hence, with $k < \frac{1}{2}$, it follows that:

$$SNR_{thermal} > 3 \cdot 2^{2N}. \quad (7.67)$$

This is the minimum signal-to-thermal noise ratio allowed when designing an ADC to achieve a specified resolution of $N$.

Consider now an ADC in which the input signal voltage $V_{sig}$ is acquired by a capacitor $C$ and further processed by an amplifier and associated capacitors. The thermal noise power is given by:

$$\sigma_{Nth}^2 = \frac{kT}{C} \cdot (1 + F_{Ne}), \quad (7.68)$$

where $F_{Ne}$ is the excess noise factor which includes all other switching capacitors and amplifier noise. Note that the ADC is assumed to be functional over the full Nyquist bandwidth. For a sinusoidal input signal spanning the full scale range of the ADC ($FS$), the signal power is:

$$V_{sig}^2 = \frac{FS^2}{8}. \quad (7.69)$$

The signal-to-noise ratio resulting from thermal noise, $SNR_{thermal}$, is calculated to be:

$$SNR_{thermal} = \frac{V_{sig}^2}{\sigma_{Nth}^2} = \frac{C \cdot FS^2}{8kT (1+F_{Ne})}. \quad (7.70)$$

Now the minimum sampling capacitor value can be found based on the required minimum thermal $SNR$ by combining equations (7.67) and (7.70) to give:

$$C > 24 \cdot 2^{2N} \cdot (1 + F_{Ne}) \cdot \frac{kT}{FS^2}. \quad (7.71)$$

Equation (7.71) will be used to establish the lower bound on ADC power consumption in the next section.
7.7. ADC Conversion Efficiency

7.7.2 Minimum Power Limits

The minimum theoretical and practical power consumption limits of a generic ADC are calculated in this section. This serves as a useful comparison to actual power consumption calculations in section 8.3.

7.7.2.1 Minimum Theoretical Power Limit

The most power efficient amplifier only requires current from the supply to charge the sampling capacitors with no supply current being wasted. This implies an amplifier in class B operation where the only load capacitors are the sampling capacitors. The power consumption is given by:

\[ P = V_{DD} \cdot \left| \frac{I_{\text{avg}}}{\eta} \right|, \]  

(7.72)

where \( I_{\text{avg}} \) is the average current over time to charge the load capacitors, while \( \eta \) is the amplifier efficiency. For a class B amplifier, the maximum efficiency is \( \eta = \frac{\pi}{4} \). The average power consumption required to charge a total system capacitance of \( \alpha \cdot C \) at a rate of \( f_s \) becomes:

\[ P = \alpha \cdot \frac{2}{\pi} \cdot V_{DD} \cdot F_s \cdot C \cdot f_s. \]  

(7.73)

The minimum theoretical power consumption for a sinusoidal input signal spanning full scale is obtained by substituting the minimum sampling capacitance value of (7.71):

\[ P_{\text{min}} > \alpha \cdot (1 + F_{Ne}) \cdot \frac{48}{\pi} \cdot 2^{2N} \cdot \frac{V_{DD}}{F_s} \cdot f_s \cdot kT. \]  

(7.74)

Finally, the absolute minimum power consumption is obtained for maximum dynamic range, when \( F_S = V_{DD} \), i.e.

\[ P_{\text{min}} > \alpha \cdot (1 + F_{Ne}) \cdot 15 \cdot 2^{2N} \cdot f_s \cdot kT. \]  

(7.75)

The theoretical minimum ADC power consumption using this idealized model depends only on the resolution \( N \), the sampling frequency \( f_s \) and the thermal energy \( kT \). Note, if the input signal is a continuous voltage with a level of \( F_S \), the power consumption of equation (7.73) changes to:

\[ P = \alpha \cdot F_S^2 \cdot C \cdot f_s. \]  

(7.76)

while the minimum power consumption using the switched capacitor theoretical model of the ADC increases to:

\[ P_{\text{min(FS)}} > \alpha \cdot (1 + F_{Ne}) \cdot 24 \cdot 2^{2N} \cdot f_s \cdot kT. \]  

(7.77)

7.7.2.2 Minimum Practical Power Limit for Class A Operation

Consider a class A CMOS OTA used to charge and discharge the sampling capacitors and load capacitors associated with the ADC. The average power consumption is given by:

\[ P = V_{DD} \cdot I. \]  

(7.78)

The maximum current that can be delivered to or drawn from the load is \( I \). For a long channel
model and strong inversion, the supply current is related to the transconductance of the input differential pair through:

\[ I \propto g_m \cdot V_{on} / 2. \]  

(7.79)

The power consumption becomes:

\[ P = (1 + F_{Pe}) \cdot V_{DD} \cdot g_m \cdot V_{on} / 2, \]  

(7.80)

where \( F_{Pe} \) is the excess power factor resulting from the extra power dissipated in comparison to an ideal single-stage amplifier (mostly due to the extra current required by the added amplifier output stage and biasing). The \( g_m \) of the amplifier is related to its settling time constant \( \tau \) through equation (3.8):

\[ g_m = \frac{1}{\beta} \cdot \frac{C_{eff}}{\tau} = \frac{\alpha C}{\tau}, \]  

(7.81)

where \( \alpha \cdot C \) is the equivalent capacitance the amplifier must drive. Hence,

\[ P = (1 + F_{Pe}) \cdot \frac{V_{DD} V_{on}}{2} \cdot \frac{\alpha C}{\tau}. \]  

(7.82)

The amplifier is often nominally designed such that the residual settling error after 1 clock period is less than 0.5 LSBs at \( N-1 \) bit level for an \( N \)-bit ADC. However, as explained in Chapter 8, while the residual settling error after the first conversion of an algorithmic ADC only needs to be 0.5 LSB accurate, 0.25 LSBs is taken to allow a safety margin for production. Thus the settling error must satisfy:

\[ e^{-\frac{1}{fs \tau}} < 2^{-N+1}. \]  

(7.83)

Solving for \( \tau \) gives:

\[ \tau < \frac{1}{f_s} \cdot \frac{1}{(N+1) \ln(2)}. \]  

(7.84)

Substituting this settling requirement for \( \tau \) into (7.82), as well as equation (7.71) for the minimum value of \( C \) to satisfy the SNR requirement, gives:

\[ P > \alpha \cdot (1 + F_{Pe}) \cdot (1 + F_{Ne}) \times 12 \times 2^{2N} \cdot \frac{V_{DD} V_{on}}{F S^2} \cdot (N+1) \cdot \ln(2) \cdot f_s \cdot kT. \]  

(7.85)

Again the minimum power consumption occurs for the maximum signal range of \( FS = V_{DD} \), so that (7.85), for class A operation, simplifies to:

\[ P_{\text{min(class A)}} > \alpha \cdot (1 + F_{Pe}) \cdot (1 + F_{Ne}) \times 8 \times 2^{2N} \cdot \frac{V_{on}}{V_{DD}} \cdot (N+1) \cdot f_s \cdot kT. \]  

(7.86)

This expression for the minimum power of a practical ADC shows the inverse relationship between power and supply voltage, \( V_{DD} \). An increase in power supply allows for a proportional increase in maximum signal swing which then reduces the noise power requirement quadratically for a given ADC resolution. A direct power comparison between current state-of-the-art and proposed circuit techniques for cyclic and pipelined ADCs will be presented in Chapter 9.
7.7.3 ADC Figures of Merit

Area and power figures of merit, i.e. $FOM_{area}$ and $FOM_{power}$, are useful measures of the relative performance of ADCs because they compare objectively the efficiency of different design solutions. They are defined as:

$$FOM_{area} = \frac{A}{2^{ENOB} f_s} \text{nm}^2/\text{conversion-Hz},$$

(7.87)

and

$$FOM_{power} = \frac{P}{2^{ENOB} f_s} \text{pJ/conversion},$$

(7.88)

where $ENOB$ is the effective number of bits, $f_s$ is the sample frequency in MHz, $A$ is the active area in $\mu\text{m}^2$ and $P$ is the power consumption measured in $\mu\text{W}$. These $FOM$s normalize area and power into silicon area use and energy use per ADC conversion. They can be used to compare all types of converters irrespective of architecture, frequency of operation or type and generation of process used. State of the art values are $FOM_{A} = 100\mu\text{m}^2/\text{conversion}$ and $FOM_{p} = 1\text{pJ/conversion}$. There are three primary reasons for the continual improvement in efficiency of ADCs, namely shrinking technology size, improving design techniques, and novel design solutions. The new ADC design technique presented in this thesis for use in 65nm technology is testament to this. Direct comparisons based on these figures of merit will be presented in Chapter 10.

7.8 Conclusions

Key ADC specifications were firstly presented here to form a reference for the analysis in this thesis. The three basic blocks of the ADC, namely the pre-filter, sampler and quantizer were examined in detail, while the expected non-idealities were modelled and formulated. The transfer characteristic of the pre-filter can distort the analogue signal due either to non-uniformity in the passband or roll-off affecting signal frequencies. Inaccurate sampling due to noise on the sample clock edges can have a big impact on the performance of high-frequency (sub-sampling) ADCs for communications applications. This was modelled and the resultant effective bit loss demonstrated as a function of clock jitter, sample frequency and resolution.

The quantization process was shown to be inherently non-linear. A realistic coding model was proposed to reflect the influence of varying DNL on the quantization process and resultant equivalent noise. A simplified model for quantizer distortion was proposed. Finally, models were presented for calculating the minimum expected signal-to-noise ratio in an ADC, while both the minimum theoretical and practical power limits were derived in terms of the conversion accuracy and sample rate.
CHAPTER 8

DESIGN CRITERIA FOR CYCLIC AND PIPELINED ADCS

This chapter focuses on system level design of algorithmic\(^1\) type ADCs which can be either cyclic or pipelined. Firstly, the ADC is reviewed at an algorithmic and system level. Next, the effects of hardware constraints on ADC accuracy are critically examined with specific attention paid to static and dynamic performance. The effects of errors on the ADC transfer characteristic are simulated and error bounds derived. Finally, those specific design issues affecting pipelined ADCs are examined. The performance of a pipelined ADC can be enhanced via the use of a multi-bit front-end stage and analogue hardware scaling down the remaining low-resolution back-end stages. This is critically analysed. Finally, a model is proposed to estimate the power per stage and hence total power consumption of the pipelined ADC.

There is no specific focus in this chapter on circuit level realizations, except that a reference design is used to help clarify the origin of various circuit level imperfections. The general theory presented is decoupled from actual circuit realizations. The specifics of various circuit architectures for the implementation of cyclic/pipelined ADCs, including the proposed improved approach, are left to Chapter 9. Note that cyclic and pipelined are used interchangeably for the analysis in this chapter, since they are both algorithmic ADCs. Where specific design issues affect only one or other type, these will be highlighted.

8.1 Operation of Cyclic and Pipelined ADCs

The algorithm governing the operation of the cyclic and pipelined ADC is described at a high level in this section. Digital error correction through the use of code redundancy is also described. For presentation purposes, the analogue voltages are assumed to be differential and symmetrical about 0, while the digital bit representations of the data is assumed to be bipolar. The full-scale range is defined over \( \pm V_{ref} \) and given by \( FS = 2 \cdot V_{ref} \).

\(^{1}\) Sometimes in the literature, an algorithmic ADC refers to a cyclic ADC only but since both the cyclic and pipelined ADCs rely on the same algorithm (section 8.1.1), then cyclic ADC is used here to distinguish it from the pipelined ADC.
8.1.1 The ADC Algorithm

Any continuous analogue voltage $V_a$ can be approximately represented in a $N$-bit binary form according to the following recursive binary-search algorithm [85]:

$$V_{out_i} = 2 \cdot V_{in_{i-1}} - D_i \cdot V_{ref}$$

where

$$V_{in_i} = \begin{cases} V_{out_i}, & \forall i \neq 1 \\ V_{analog_{in}}, & i = 1 \end{cases}$$

and

$$D_i = \begin{cases} 1, & V_{in_i} > 0 \\ -1, & \text{otherwise}, \end{cases}$$

$V_{ref}$ determines the resolvable input signal range, where $V_{analog_{in}} \in \left[ +V_{ref}, -V_{ref} \right]$ and $D_i$, $i = 1,2, \ldots, N$, is mapped onto $b_i$, $i = 1,2, \ldots, N$ to give the binary representation of $V_{analog_{in}}$: $b_1 b_2 \ldots b_N$. Voltage $V_{out_i}$, $i = 1,2, \ldots, N$, in (8.1) is referred to as the analogue residue voltage for the $i$-th iteration. An algorithmic ADC [86] based on (8.1) can be realized either as a cyclic ADC [87] if the recursiveness of (8.1) is mapped on to a single piece of hardware, or a pipelined ADC [88] if the recursive algorithm is mapped to a pipelined cascade of hardware stages.

Redundancy is often used to avoid the ADC going out of range in the presence of offsets in comparators and amplifiers. The coding mechanism used (Redundant Signed Digit) is explained in section 8.1.2. The generalized single stage of an cyclic/pipelined ADC, employing redundancy, is depicted in Fig. 8.1. In the bottom path, the sub-ADC reacts instantaneously to the analogue input signal to produce a coarse digital representation. The resultant digital code is output to a digital decoder, while at the same time it is converted back to its gained- up analogue equivalent$^2$) by the equally coarse sub-DAC. This is then subtracted from the gained up and delayed (to compensate the sub-DAC clock delay) version of the input signal to produce the output residue voltage. The residue output re-circulates in the cyclic ADC so that the sample rate is the clock rate divided by the number of iterations. The pipelined ADC, on the

![Fig. 8.1 Generalized Algorithmic block conversion stage.](image)

$^2$) The output of the sub-DAC is sometimes depicted as $D_i \cdot V_{ref}$ (with $G_i$ following the summer) but should be $D_i \cdot V_{ref}$, as depicted here, to be true to the SC realization.
other hand, is composed of a cascade of such algorithmic blocks so that the sample rate is the clock rate - i.e. the throughput rate of the complete pipelined ADC is equal to the throughput rate of each individual stage. The latency of both the pipelined and cyclic converters is the same when the pipeline contains a cascade of similar algorithmic blocks. However, in the pipeline, it is possible to decouple the conversion rate from the conversion time, or latency, since different resolution algorithmic blocks may be used per stage.

The generalized transfer function of the algorithmic block stage $i$ is:

$$V_{out_i} = G_i \cdot V_{in_{i-1}} - V_{DAC_i},$$

with $G_i$ the binary form stage gain. The voltage levels of the sub-DAC output of stage $i$, $V_{DAC_i}$, are given by:

$$V_{DAC_i} = D_i \cdot V_{ref} = \pm (l - 1) \cdot V_{ref}, \text{ with } l \in \{1, 2, \ldots, G_i\}.$$  

The input voltage is compared against the nearest quantized level of the sub-ADC, given by:

$$V_{ADC_i} = \pm \frac{l + G_i - 1}{2} \cdot V_{ref}, \text{ where } l \text{ is an integer for } l \in \{1, \ldots, G_i - 1\}.$$  

Note the gain multiplication factor inherent in the relationship for $V_{DAC_i}$, since the gain factor in the digital path must match the gain factor in the analogue path before subtraction. Hence, Fig. 8.1 is true to the actual hardware realization, such as discussed in section 8.2.

The equivalent (since not explicitly present in system) $N$-bit quantized version of the analogue input voltage after $NS$ stages of the pipelined ADC (or after $NS$ rotations of the cyclic ADC with all $G_i$ the same) is obtained as the binary weighted summation of each stage’s output, i.e.

$$\tilde{V}_{analog\_in} = V_{DAC_1} + \frac{V_{DAC_2}}{G_1} + \cdots + \frac{V_{DAC_{NS}}}{G_1 \cdots G_i}.$$  

The remaining residue voltage (referred back to the input) after the final conversion of the cyclic/pipelined ADC is given by:

$$V_{residue(final)_in} = \tilde{V}_{analog\_in} - V_{residue(final)_in}.$$  

The actual residue voltage outputted on the final ADC cycle is:

$$V_{residue(final)_out} = V_{residue(final)_in} \cdot \prod_{i=1}^{NS} G_i.$$  

The number of pipeline stages, or cyclic rotations, $NS$ is not necessarily equal to the total resolution $N$, since more than 1 bit can be resolved per stage. Furthermore, a final flash converter may be used to quantize the final residue voltage, $V_{residue(final)_out}$, and hence ultimately determine the last few LSBs (usually a 1-3 bit flash is used). In general, the total ADC resolution is:

$$N = \sum_{i=1}^{NS} \log_2 G_i + F,$$
where \( F \) is the resolution of the extra final flash stage if one is used. The total number of stages becomes \( NS + F \). Errors in the final flash quantization levels determine what the ultimate error in ADC quantization will be. Usually 1-bit redundancy is employed per stage for redundant-signed-digit decoding (RSD [89]) so that for a \( K \)-bit stage, \( K-1 \) bits are effectively resolved and the stage gain factor becomes \( G_i = 2^{K-1} \). Moreover, if every stage is \( K \)-bits, then the total resolution \( N \) becomes:

\[
N = NS \cdot (K - 1) + F. \tag{8.9}
\]

The ideal transfer characteristics of 2-bit (1-bit effective) and 3-bit (2-bit effective) ADC stages are shown in Fig. 8.2(a) and (b), respectively. Note the residue plot of the 3-bit stage is the same as the transfer of two 2-bit stages in series. As an example, take the 3-bit ADC stage and normalize the full scale range such that \( V_{\text{analog,in}} \in [-1, +1] \). The stage design parameters can be tabulated as follows:

![Signal transfer characteristics of a RSD converter](image)

**Fig. 8.2** Signal transfer characteristics of a RSD converter (a) for a 2-bit stage and (b) for a 3-bit stage (or after two consecutive 2-bit stages).

<table>
<thead>
<tr>
<th>Stage resolution ( K = 3 )</th>
<th>( G_i = 2^{K-1} = 4 )</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transfer Gain</td>
<td>( V_{ADC_i} = \left{ -\frac{5}{8}, -\frac{3}{8}, -\frac{1}{8}, +\frac{1}{8}, +\frac{3}{8}, +\frac{5}{8} \right} )</td>
</tr>
<tr>
<td>ADC thresholds</td>
<td>( {000, 001, 010, 011, 100, 101, 110} )</td>
</tr>
<tr>
<td>DAC codes</td>
<td>( V_{DAC_i} = {-3, -2, -1, 0, +1, +2, +3} )</td>
</tr>
</tbody>
</table>

### Table 8.1 Design parameters for 3-bit ADC stage

8.1.2 Digital Output Decoding

The digitized output version of the analogue input signal is formed through the use of what is conventionally termed a DEC (Digital offset Error Correction) block which uses Redundant Signed Digit decoding. The primary function of the DEC is to combine the outputs after each
8.1. Operation of Cyclic and Pipelined ADCs

rotation of the cyclic ADC, or after each stage of the pipelined ADC, while at the same time correcting for the effect of DC offsets in each stage, as long as the offset per stage is bounded by $\pm \frac{V_{\text{ref}}}{4}$ [90], [91]. More complicated DECs include digital calibration circuitry to compensate for the effects of capacitor mismatch [92], [93], [94] when trying to achieve better than 10-bit accuracy in conventional approaches. The proposed techniques of Chapters 9 and 10 demonstrate how to achieve high-accuracy while avoiding the overhead of calibration.

The DEC is demonstrated symbolically in Fig. 8.3 for a pipelined $N$-bit ADC of 2-bits per stage (1-bit redundant). The situation for a cyclic ADC is similar, except that one single stage is used recursively. Assuming the latency per stage is one sample clock period, each stage’s digital output code is suitably delayed (with the LSB stage codes having no relative delay and the MSB stage codes having $NS$ clock periods delay) such that all the codes arrive together at the inputs of the full-adder block. The final LSB stage can be just another 2-bit stage with its LSB output tied off (as shown in Fig. 8.3) or a dedicated flash stage with its output bits concatenated to the output of the full-adder and its MSB output used as the overlap bit for addition to the LSB output of the first pipeline stage.

**Fig. 8.3** Digital output decoding in an NS-stage pipelined ADC.
The operation of each ADC stage is governed by the following set of equations:

\[
V_{out_i} = 2 \cdot V_{in_i} - D_i \cdot V_{ref}, \text{ where }
\]

\[
D_i = \begin{cases} 
1, & V_{in_i} > \frac{V_{ref}}{4} \\
0, & -\frac{V_{ref}}{4} \leq V_{in_i} \leq \frac{V_{ref}}{4} \\
-1, & -\frac{V_{ref}}{4} > V_{in_i}
\end{cases} \tag{8.10}
\]

\[
i = 1, 2, \ldots, NS.
\]

The purpose of the (single) algorithmic block in the case of the cyclic converter, or the series of algorithmic blocks in the case of the pipelined converter is to perform the arithmetic of (8.10). The algorithm is implemented as shown in the shaded insert of Fig. 8.3 for a single stage with the 1.5-bit sub-ADC resolving the input range into 3 regions given by \(\{b_{1,1}, b_{1,0}\} \in \{(0,0), (0,1), (1,0)\}\). The 2 bits from each stage are suitably delayed and added in the DEC starting at the LSB stage and working back to the MSB stage with one bit overlap from stage to stage. The resultant output level of the \(N\)-bit ADC is obtained by doing a simple binary weighted summation of the DEC output bits \(d_1, \ldots, d_N\), where \(d_1\) is the MSB:

\[
d_{out} = V_{ref} \cdot \sum_{i=1}^{N} d_i \cdot 2^{N-i}. \tag{8.11}
\]

Note that the DEC doesn’t actually remove analogue offset (i.e. not a calibration) - it only reduces the sensitivity of the digital signal reconstruction to the effects of analogue offset. Otherwise, each stage amplifier and comparator would have to be designed with an offset of less than 1/2 LSB of the resolution of the remaining stages. The DEC, therefore, helps to achieve higher ADC resolutions and hence lower power and circuit area compared to when no DEC is present.

### 8.2 Accuracy Limitations of Cyclic/Pipelined ADCs

This section deals with the cyclic/pipelined ADC composed of 2-bit stages \((K=2)\) with 1-bit redundancy. Extension of the discussion to higher resolution stages is straight forward. The 2-bit stage is the most effective for achieving high throughput with high accuracy and low power [95]. It can be advantageous to have a higher resolution front-end stage in a pipeline \((K=3\) to 5 typically) to reduce the accuracy requirements of the following 2-bit stages. This will be dealt with in section 8.3.1. The errors shown on the transfer characteristics which accompany the following discussion are accentuated compared to what would normally be expected for the purposes of illustration. However, familiarity with the effect a particular error can have on the transfer characteristic of the ADC will help identify the source of any serious errors should they arise in fabrication, e.g. due to a large systematic offset in one of the stages of a pipelined ADC.

For reference purposes in this section, the contemporary charge-transfer switched-capac-
8.2. Accuracy Limitations of Cyclic/Pipelined ADCs

8.2.1 Lumped Error Model

The cyclic ADC, or each individual stage of the pipelined ADC, is specified such that all the accumulated errors at the end of the conversion process remain within 1/2 LSB of the correct code so as to ensure that there is never a missing code. Note that 1 LSB is enough for monotonicity but 1/2 LSB is specified to be safe. The total fractional error $\epsilon_{tot}$ is the accumulation of all stage errors referred back to the input, i.e.

$$
\epsilon_{tot} = \sum_{i=1}^{NS} \frac{\epsilon_i}{\prod_{j=1}^{G_i}}.
$$

(8.12)
where $\epsilon_i$ is the net fractional stage error. Usually 1-bit redundancy is employed per stage for RSD decoding [89] so that for a $K$-bit stage, $K-1$ bits are effectively resolved and the stage gain factor becomes $G_i = 2^{K-1}$. Hence, the total error becomes:

$$\epsilon_{tot} = \sum_{i=1}^{\text{NS}} \epsilon_i 2^{-(K-1)i}.$$  
(8.13)

The magnitude of the largest allowed total input referred voltage error is

$$|V_{\epsilon_{tot}}| \leq \epsilon_{tot} \cdot V_{\text{ref}}.$$  
(8.14)

The magnitude of the total voltage error should be less than 1/2 LSB to reliably guarantee monotonicity of the ADC, i.e.

$$\epsilon_{tot} \cdot V_{\text{ref}} \leq \frac{\text{LSB}}{2} \left( = \frac{1}{2} \cdot \frac{2V_{\text{ref}}}{2^N} \right)$$

$$\Rightarrow \epsilon_{tot} \leq \frac{1}{2^N}.$$  
(8.15)

Alternatively, each individual stage should be designed to have a total input referred voltage error of less than 1/4 LSB of the total effective resolution of the remaining stages. Note that this is set approximately at the level of the quantization noise error of the remaining stages, which is $\text{LSB}/\sqrt{12} \approx 1/4 \text{ LSB}$. Assuming each stage is $K$-bits, the total fractional output error for a stage $i$ is specified as:

$$\epsilon_i \cdot V_{\text{ref}} \leq \frac{1}{4} \cdot \frac{2V_{\text{ref}}}{2^{N-(K-1)i}}$$

$$\Rightarrow \epsilon_i \leq \frac{1}{2^{N-(K-1)i+1}}.$$  
(8.16)

The stage error arises from the addition of all the errors from various static ($\epsilon_s$) and dynamic ($\epsilon_d$) sources. Usually, the stage is designed such that the dynamic and static errors add up in roughly equal measure. Hence, for the usual $K$=2-bit stage, the following conditions are set for $\epsilon_s, \epsilon_d$ of each stage in order to ensure a robust design:

$$\epsilon_{s,d} \leq 2^{-(N-i+2)}.$$  
(8.17)

The various sources of static and dynamic errors are described in the following subsections [P.15].

The worst-case INL can be evaluated from the standard deviation of the total equivalent input error ($\sigma_{\text{tot}}$). The error should be obtained for the expected worst case code transition, for instance when $V_{\text{in}}$ crosses $\frac{V_{\text{ref}}}{4}$. Assuming a Gaussian distribution for the voltage difference $\epsilon$ between the actual and ideal transfers, the INL can be obtained as the expected value of $|\epsilon|$ at the worst case transition point:

$$\text{INL} = E[|\epsilon|] = \int_{-\infty}^{\infty} |\epsilon| \cdot \frac{1}{\sqrt{2\pi}\sigma_{\text{tot}}} \cdot e^{-\frac{\epsilon^2}{2\sigma_{\text{tot}}^2}} d\epsilon$$

$$= \frac{\sqrt{2}}{\sqrt{\pi}} \cdot \sigma_{\text{tot}}.$$  
(8.18)
This gives a direct relationship between the expected value of the INL and the RMS value of the total equivalent error referred back to the input of the ADC.

### 8.2.2 Limitations on Static Accuracy

Static error types, and their effect on the cyclic or pipelined transfer characteristics, are investigated in this section. The effects on simulated ADC transfer characteristics are portrayed and error bounds are derived.

#### 8.2.2.1 Offset Errors

There are two basic forms of offset which have different effects on the ADC transfer. Firstly, there is input offset which adds up with the input signal to the stage. This offset is due mainly to the amplifier and to a lesser extent to the switches. The transfer function in this case is of the form:

\[
V_{\text{out}} = G_i \cdot (V_{\text{in}} + V_{\text{off,in}}) - D_i \cdot V_{\text{ref}},
\]

(8.19)

where the offset gets multiplied up by the stage gain. The second form of offset is that due to the comparators. This has the effect of shifting either one or both of the decision levels of the sub-ADC.

As explained in section 8.1.2, the total offset from all sources must remain within the bounds of \( \pm \frac{V_{\text{ref}}}{4} \) to avoid saturating the following stage and causing missing codes. Note that this requirement is not dependent on the required accuracy of the whole ADC, nor accuracy of each individual stage. The offset does accumulate according to equation (8.12) though, so that some applications requiring low ADC offset will need some kind of active offset cancellation mechanism. Proposals in this regard are discussed in Chapter 10.

Simulated graphs showing the effects of excessive offsets going beyond \( \pm \frac{V_{\text{ref}}}{4} \) are shown in Fig. 8.5 to Fig. 8.7. The grey curves show the ideal and the black the non-ideal transfers. In Fig. 8.5, the effects of input offset going beyond \( \pm \frac{V_{\text{ref}}}{4} \) are shown. Consider Fig. 8.5(a), (b), (c), (d), where the input offset goes beyond \( \pm \frac{V_{\text{ref}}}{4} \): the ADC transfer characteristic shows a single wide code for when the stage output voltage exceeds \( +\frac{V_{\text{ref}}}{4} \), followed by missing codes, the number of which depends on how much the stage output voltage exceeds \( +V_{\text{ref}} \). In Fig. 8.5(e)-(h), the input offset goes under \( -\frac{V_{\text{ref}}}{4} \), in which case the ADC characteristic first has missing codes followed by a single wide code. In Fig. 8.6, the separate effect of sub-ADC comparator offsets exceeding \( \pm \frac{V_{\text{ref}}}{4} \) in stage 1 are demonstrated for both the top and bottom comparators. Similarly, in Fig. 8.7, the effects of excessive bottom and top comparator offsets in stage 2 are illustrated.

#### 8.2.2.2 Capacitor Mismatch Gain Errors

The effects of capacitor mismatch gain errors on the transfer characteristic will be shown here. The details of capacitor mismatch when comparing existing and proposed solutions will be set forth in Chapter 9.
Fig. 8.5 Effects of excessive input offset on the ADC transfer characteristics.
Fig. 8.6 Effects of excessive stage 1 comparators offsets on ADC transfer characteristics.
Fig. 8.7  Effects of excessive stage 2 comparators offsets on ADC transfer characteristics.
The generalized transfer function of the ADC stage (e.g. \( C \rightarrow C \) and \( C + C \) of Chapter 9) including capacitor mismatch errors is:

\[
V_{\text{out}} = 2 \cdot V_{\text{in}} \cdot \left(1 + \frac{A}{2}\right) - D \cdot V_{\text{ref}} \cdot \left(1 + A_C\right),
\]

(8.20)

where \( A_c \) is the term due to capacitor mismatch. In the specific case of Fig. 8.4, \( A_c \) represents the mismatch of nominally equal capacitors \( C_1 \) and \( C_2 \). The fractional stage output error due to capacitor mismatch is calculated in the more general context of a multi-bit front-end in section 8.3.1. The capacitor matching requirement for a 2-bit stage can be derived as:

\[
\sigma_{A_c} \leq \frac{1}{3 \times 2^{N-i-1}},
\]

(8.21)

where \( i \) is the stage number. An important observation with this kind of gain error is that there is always an exact mapping of the following input values to output values, irrespective of \( A_c \):

\[
V_{\text{in}} \in \{-V_{\text{ref}}, 0, +V_{\text{ref}}\} \rightarrow V_{\text{out}} \in \{-V_{\text{ref}}, 0, +V_{\text{ref}}\}.
\]

(8.22)

This suggests a very effective way of calibrating out capacitor mismatch errors by extrapolating between these correctly mapped points.

The effects of capacitor mismatch errors in stage 1 are illustrated in Fig. 8.8. Positive capacitor mismatch errors (Fig. 8.8(a)-(c)) cause a series of wide codes (code widths greater than 1 LSB) and negative code jumps resulting in non-monotonicity. Negative capacitor mismatch errors (Fig. 8.8(d)-(f)), on the other hand, cause a series of narrow codes (code widths less than 1 LSB) and positive code jumps, resulting in missing codes. Fig. 8.9(a) and (b) show the result of positive capacitor mismatch in stage 2. Here again there are wide codes corresponding to the six transition points from the ADC input to the second stage output. Furthermore, there are also two sets of missing codes at \( \pm \frac{V_{\text{ref}}}{4} \) which are the transition points of the previous stage. A similar scenario exists for negative capacitor ratio errors (Fig. 8.9(c) and (d)), except that wide codes are replaced by narrow codes and negative and positive code jumps are interchanged.

### 8.2.2.3 Amplifier Gain Errors

The OTA, in a switched-capacitor configuration of a stage \( i \) along the pipeline, must linearly amplify the input voltage by a factor of 2 over the full scale range of \(-V_{\text{ref}}\) to \(+V_{\text{ref}}\) to within a maximum error of \( 2^{-\frac{N-i+2}{2}} \). As a result of the sampled-data operation of the stage, only end values count. Hence, only DC gain variations around \( \Delta V_{\text{in}} = 0 \) count, since the differential OTA input always settles back to around 0V as the stage output end value is reached. The OTA DC gain has an essentially even characteristic and the DC gain doesn’t vary much for final settled values around \( \Delta V_{\text{in}} = 0 \) whether the outputs end up at 0V with \( \Delta V_{\text{in}} = 0 \) or at \( \pm V_{\text{ref}} \) with \( \Delta V_{\text{in}} = 2 \cdot V_{\text{ref}} / A_{0} (\Delta V_{\text{in}} = 2 \cdot V_{\text{ref}}) \).

The stage transfer function, including amplifier gain error \( \varepsilon_{A_0} \), is:

\[
V_{\text{out}_i} = \left(2 \cdot V_{\text{in}_i} - D_i \cdot V_{\text{ref}}\right) \cdot \left(1 + \varepsilon_{A_0}\right),
\]

(8.23)
In general, the DC gain requirement for stage $i$ is:

$$A_0 > \frac{1}{\beta_{fb}} \cdot 2^{N-i+2}.$$  \hfill (8.25)

To take an example, say the SC ADC stage of Fig. 8.4 is designed as the first stage in a 12-bit pipeline, or as the main stage of a 12-bit cyclic ADC. The feedback factor is $\beta_{fb} = \frac{C_1}{C_1 + C_2}$ for this specific realization. Hence, with $C_1 = C_2$ nominally, $\beta_{fb} = \frac{1}{2}$ and with $i=1$, the log amplifier DC gain is required to be $A_0$(dB) > 84dB! Note that this stage, classified as the $C \rightarrow C$ in
Chapter 9, can be improved on by using the proposed $C + C$ stage in which the amplifier DC gain requirement reduces to only 78dB to achieve 12-bit resolution.

An important observation with this kind of gain error is that there is always an exact mapping of the zero crossings irrespective of DC gain error, be it linear or non-linear, i.e. $V_{in} \in \left\{ -\frac{V_{ref}}{4}, 0, +\frac{V_{ref}}{4} \right\} \to 0$. The ADC characteristics corresponding to DC gain errors (which only give rise to missing codes) in either of stage 1 or stage 2 are illustrated in Fig. 8.10.

### 8.2.3 Limitations on Dynamic Accuracy

This section investigates and analyses the main limitations affecting the dynamic performance of cyclic/pipelined ADCs. Error bounds are derived [P.15].

#### 8.2.3.1 Linear and Non-linear Settling Constraints

The settling error model of section 3.4 can be used to ascertain the requirement per ADC stage to settle within a certain error defined by the resolution of that stage. The stage amplifier slews when the step voltage at the amplifier differential input goes beyond the maximum linear input range of $\sqrt{2} \cdot V_{in}$ which corresponds to it delivering its maximum current $I$ to the load. The dynamic settling error $\epsilon_{settle}$ caused by the amplifier not settling out in sample period $T$, was derived as:
This error must be no larger than the required stage dynamic settling error, \( \epsilon_{\text{settle}} \). The effect of combined finite settling time and finite slew rate is shown in Fig. 8.11. The limited settling time produces a similar effect to limited DC gain (see Fig. 8.10) in the sense that end values are not achieved within a sampling clock interval. This is a linear effect, unlike limited slew rate which is input level dependent. This is clear from Fig. 8.11, where large input levels up to \( \pm V_{\text{ref}} \) cause a tapering off effect leading to poor INL and harmonic distortion. Note again that the zero crossings are correctly mapped in spite of the non-linear distortion.

### 8.2.3.2 Thermal Noise

The output noise power produced by a single ADC stage, such as that of Fig. 8.4, with a read phase (\( \text{clk}1 \)) and write phase (\( \text{clk}2 \)), has 3 constituents:
8.2. Accuracy Limitations of Cyclic/Pipelined ADCs

The amplifier noise sampled only in the write phase and the noise produced by the switches in the read and write phases, respectively. The thermal noise power produced by the differential amplifier (OTA), referred to the output, is given by:

\[ \sigma_{N_{\text{amp}}}^2 = \sigma_{N_{\text{OTA}}}^2 + \sigma_{N_{\text{read}}}^2 + \sigma_{N_{\text{write}}}^2, \]

with \( \sigma_{N_{\text{amp}}}^2 \) the amplifier noise sampled only in the write phase and \( \sigma_{N_{\text{read}}}^2, \sigma_{N_{\text{write}}}^2 \) the noise produced by the switches in the read and write phases, respectively. The thermal noise power produced by the differential amplifier (OTA), referred to the output, is given by:

\[ \sigma_{N_{\text{OTA}}}^2 = \frac{16}{3} kT \cdot \frac{1}{s_m} \left( 1 + N_{e_{\text{OTA}}} \right) \cdot B_{N_{\text{OTA}}} \cdot \frac{1}{\beta_{fb}}. \]

where \( \frac{16}{3} kT \cdot \frac{1}{s_m} \) is the noise power spectral density of a differential pair and \( N_{e_{\text{OTA}}} \) is the noise excess factor depending on the OTA architecture used. The amplifier input noise power is multiplied by \( G^2 = 1/\beta_{fb}^2 \), which is the noise power gain from stage input to output. For an essentially first order amplifier settling response, the amplifier noise bandwidth is approximately:

\[ B_{N_{\text{OTA}}} \approx \frac{1}{\tau_{\text{OTA}}} = \frac{\beta_{fb} \cdot s_m}{4 C_{\text{eff}}}, \]

with \( \tau_{\text{OTA}} \) the linear settling time constant, \( \beta_{fb} \) the feedback factor and \( C_{\text{eff}} \) the total effective load capacitance (equation (3.7)). Hence, the amplifier noise power formula can be reduced to:

\[ \sigma_{N_{\text{OTA}}}^2 = \frac{4}{3 \beta_{fb}} \cdot \frac{kT}{C_{\text{eff}}} \cdot \left( 1 + N_{e_{\text{OTA}}} \right). \]
For the specific case of the SC ADC stage of Fig. 8.4, the switch noise contributions for the read and write phases can be calculated as:

\[
\sigma_{N,\text{read}}^2 = \frac{2}{\beta_f b} \cdot \frac{kT}{C_1 + C_2} \quad \text{and} \quad \sigma_{N,\text{write}}^2 = \frac{2B_{N,\text{OTA}}}{B_{N,\text{swit}}} \cdot \left( \frac{kT}{C_1} + \frac{kT}{C_2} \right).
\]  
(8.32)

The factor 2 in (8.32) is for the differential case and the ratio \(B_{N,\text{OTA}}/B_{N,\text{swit}}\) is the bandwidth reduction factor in the write phase, since the switch noise (for \(C_1\) at the OTA input and \(C_2\) in the feedback path of the OTA) is limited by the effective OTA noise bandwidth \(B_{N,\text{OTA}}\) and not the bandwidth of each capacitor branch with its associated switches, \(B_{N,\text{swit}}\). Note that since the noise in the read phase is pre-sampled, it is not affected by the amplifier bandwidth. Generally, \(B_{N,\text{OTA}} \ll B_{N,\text{swit}}\) and with \(C_1 = C_2\), the ADC stage output noise power for full Nyquist operation, can be reduced to:

\[
\sigma_{N,\text{stage}}^2 \approx \frac{1}{\beta_f b} \cdot \left( \frac{4}{3} \beta_f b \cdot \frac{kT}{C_{\text{eff}}} \cdot \left( 1 + N_{\epsilon,\text{OTA}} \right) + \frac{kT}{C} \right).
\]  
(8.33)

Now the total noise power of the cyclic/pipelined ADC can be calculated by summing the noise power of each stage after it has been referred back to the input of the ADC. The equivalent input noise power for each stage is obtained by dividing the stage output noise power by the signal gain up to that stage. If all stages are similar, then the power gain factor per stage is just \(1/\beta_f b\), and the total equivalent noise calculated back to the input is:

\[
\sigma_{N,\text{tot}}^2 = \sigma_{N,\text{stage}}^2 \cdot \beta_f b \cdot \left( 1 + \beta_f^2 b + \beta_f^4 b^4 + \ldots \right) \approx \sigma_{N,\text{stage}}^2 \cdot \frac{\beta_f b}{1 - \beta_f^2 b}.
\]  
(8.34)

Substituting (8.33) into (8.34), the total input-referred ADC noise power ends up as:

\[
\sigma_{N,\text{tot}}^2 \approx \frac{1}{1 - \beta_f^2 b} \cdot \left( \frac{4}{3} \beta_f b \cdot \frac{kT}{C_{\text{eff}}} \cdot \left( 1 + N_{\epsilon,\text{OTA}} \right) + \frac{kT}{C} \right).
\]  
(8.35)

Based on noise considerations, the signal capacitor \(C\) can be derived. Using the arguments of section 7.7.1, where thermal noise is allowed to degrade the total SNR by just 1.76dB, the thermal noise power is specified with respect to the quantization noise power \(\sigma_\Delta^2\) by \(\sigma_{N,\text{tot}}^2 \leq \frac{1}{2} \cdot \sigma_\Delta^2\). Hence,

\[
\frac{1}{1 - \beta_f^2 b} \cdot \left( \frac{4}{3} \beta_f b \cdot \frac{kT}{C_{\text{eff}}} \cdot \left( 1 + N_{\epsilon,\text{OTA}} \right) + \frac{kT}{C} \right) \leq \frac{1}{24} \cdot \frac{F_S^2}{2^{2N}}.
\]  
(8.36)

This formula is representative of the noise for the cyclic ADC and the pipelined ADC without scaling. The general case of the pipeline with scaling will be dealt with in section 8.3.2.

The minimum value of \(C\), based on noise considerations, can be found for the SC ADC stage of Fig. 8.4. Assuming the parasitic capacitance at the amplifier input is relatively small compared to \(C\), and since there is no scaling along the pipeline, \(C_{\text{eff}}\) is given by \(C_{\text{eff}} = C_1 + C_2 + \beta_f b \cdot C_2\), which with \(\beta_f b = \frac{C}{G_1 + C_2}\) and \(C_1 = C_2 = C\), we get \(\beta_f b = \frac{1}{2}\) and \(C_{\text{eff}} = \frac{3}{2} C\). \(N_{\epsilon,\text{OTA}}\) is typically in the range of 1 (single-stage OTA) to 2 (dual-stage OTA) - \(N_{\epsilon,\text{OTA}} = 2\) is chosen here. Equation (8.36) now reduces to:
The minimum value of $C$ in order to satisfy the noise requirements becomes:

$$C \geq 45 \cdot kT \cdot \frac{2^{2N}}{FS^2}.$$  

Reference curves are shown in Fig. 8.12 for the minimum capacitor value to be chosen in order to meet a given signal-to-noise specification at a given operating temperature. For instance, a 12-bit ($N$) differential application with 1V signal range ($FS$) and full Nyquist operation at room temperature, requires $C \geq 3.1pF$. Note the importance of maximizing signal range for the sake of minimizing signal capacitance, so that if the signal range is doubled to 2V, the capacitance is reduced by a factor of 4 ($C=3/4pF$) for the same 12-bit performance (although the minimum detectable signal increases by 2 also).

Note that $SNR$ is not always taken as a measure of the performance of an ADC. Particularly in high-frequency communications applications such as in receiver analogue front-ends and many other sub-sampling applications, the ADC linearity is often the number one specification. The reason is that channel selection is done to isolate a narrow band of frequencies out of the total Nyquist interval via a highly selective (off-chip) pre-filter. Hence, after down-sampling or frequency shifting to baseband, the effective $SNR$ is increased many times. For instance, a 14-bit 10 MS/s ADC refers to achieving an $SFDR$ (and thus usually DNL) at the 14-bit level, whereas the $SNR$ might only be at the 12-bit level or even less (e.g. Analog Devices [96], Berkeley [97]). This is also the case for the 14-bit pipelined ADC design presented in Chapter 10.

![Fig. 8.12 Minimum capacitor values based on noise considerations to achieve a given resolution in a pipelined ADC.](image-url)
8.3 Pipelined ADC Specific Design Issues

The pipelined ADC offers the extra design freedom over the cyclic ADC of being able to tailor each individual stage to produce an optimized cascade. Specifically, the front-end stage can be designed to resolve 2 or more bits ($K>2$), while at the same time area/power scaling can be applied to the back-end stages. The generalized pipelined ADC with multi-bit front-end and scaled back-end is demonstrated in Fig. 8.13.

Usual analyses assume that noise is the limiting factor to pipelined ADC capacitor choice and allowed scaling [99], [100]. In fact it is capacitor matching which ultimately limits ADC performance, since although the required SNR can always be reached through increasing the unit capacitor size, this is not true of capacitor matching. In modern CMOS processes, increasing capacitor size only improves matching up to a point, beyond which matching only disimproves. It is very difficult to achieve better than 9-bit linear capacitor matching in a CMOS process, especially for metal-metal type capacitors.

Note, the majority of published ADCs of more than 9-bit resolution rely on digital calibration techniques. Such digital calibration techniques are very promising but up till now add considerably to the cost (area and power) of the converter solution, recent examples being [97] and [98]. The position of this thesis is to achieve intrinsic accuracy beyond 9-bits without relying on any calibration techniques. The first approach to achieving this for pipelined ADCs is to use multi-bit front-ends. This was first proposed by Analog Devices [96], based mostly on qualitative reasoning. The analysis put forward here (sub-section 8.3.1) justifies this approach.

This section starts off by demonstrating analytically the accuracy improvement that can be achieved through the use of a multi-bit front-end stage in a pipelined ADC. Next, a design algorithm is presented for optimized stage scaling for given power and error constraints. Finally, the power consumption of a scaled pipelined ADC is calculated.

8.3.1 Design Optimization of Multi-bit Input Stage

The multi-bit front-end stage provides an elegant way of improving the linearity of a pipelined ADC (Fig. 8.13) beyond the 9-10 bit level (capacitor matching limitation) without having to
resort to capacitor trimming nor calibration [96], [P.16]. The intention is to have a high enough resolution in the first stage that the resolution of the remaining stages can be comfortably achieved using a 2-bit stage without excessive area and power.

This section will show a new analytical approach to estimating the required number of bits of a front-end stage (or if needs be, front-end stages) in order to be able to proceed with a “standard” 2-bit pipeline stage [P.16]. Standard is used reservedly here since there are different implementations possible for the 2-bit pipeline stages, including the high-accuracy $C + C$ stage proposed in Chapter 9.

The generalized circuit diagram of a $K$-bit charge transfer $C \rightarrow C$ MDAC, suitable for use in a front-end stage, is shown in Fig. 8.14. The stage transfer is:

$$V_{out_1} = 2^{K-1} \cdot V_{in_1} - V_{DAC_1},$$

where $2^{K-1}$ is the stage gain, assuming overlap of the first stage LSB with the second stage MSB for redundancy. The DAC voltage levels, which are created by multiplication of the reference voltage by capacitor ratios, are given by:

$$V_{DAC_1} = V_{ref} \cdot D_1,$$

where

$$D_1 \in \left\{ 0, \pm \frac{C_2}{C_1}, \pm \frac{C_2 + C_3}{C_1}, \ldots, \pm \sum_{i=2}^{2^{K-1}} \frac{C_i}{C_1} \right\}.$$  

Let amplifier feedback capacitor $C_1$ have nominal value $C$, so that in the presence of capacitor mismatches,

$$\frac{C_2}{C_1} = 1 + \Delta C_2, \quad \frac{C_2 + C_3}{C_1} = 2 + \Delta C_2 + \Delta C_3, \text{ etc.}$$

Each of $\Delta C_i$ represents the relative capacitor mismatch of $C_i$ with respect to $C$. The first stage output including the effects of capacitor mismatches becomes:

$$V'_{out_1} = V_{in_1} \cdot \left( 2^{K-1} + \sum_{i=2}^{2^{K-1}} \Delta C_i \right) - V_{ref} \cdot D_1,$$

where

$$D_1 \in \left\{ 0, \pm \left(1 + \Delta C_2\right), \pm \left(2 + \Delta C_2 + \Delta C_3\right), \ldots, \pm \left(2^{K-1} - 1\right) + \sum_{i=2}^{2^{K-1}} \Delta C_i \right\}.$$  

Note that not just the gain but also the DAC levels are affected by capacitor mismatch. The stage output voltage error, produced as a result of capacitor mismatch, becomes:

$$\epsilon_{DAC} = V'_{out_1} - V_{out_1} = V_{in} \cdot \sum_{i=2}^{2^{K-1}} \Delta C_i - V_{ref} \cdot \Delta D_1,$$

with

$$\Delta D_1 \in \left\{ 0, \pm \Delta C_2, \pm \left(\Delta C_2 + \Delta C_3\right), \ldots, \pm \sum_{i=2}^{2^{K-1}} \Delta C_i \right\}.$$
The worst case condition for this multi-bit MDAC circuit stage (Fig. 8.14) is when the input voltage just trips the first comparator level of the sub-ADC. This is because, at this point, \( V_{\text{ref}} \cdot \frac{C_2}{C_1} \) gets subtracted off the minimal detected input level to give the worst case relative voltage error. Hence, with \( V_{\text{in}} = \frac{V_{\text{ref}}}{2^K} \) and \( \Delta D_1 = \Delta C_2 \) in (8.45),

\[
\varepsilon_{\Delta C} = \frac{V_{\text{ref}}}{2^K} \cdot \sum_{i=2}^{2^K-1} \Delta C_i - V_{\text{ref}} \cdot \Delta D_1 \\
= \frac{V_{\text{ref}}}{2^K} \cdot \left[ \sum_{i=3}^{2^K-1} \Delta C_i + \left(1 - 2^K\right) \cdot \Delta C_2 \right].
\] (8.47)

The RMS residue voltage error arising from capacitor mismatch is derived as:

\[
\sigma_{\text{err}_C} = \frac{V_{\text{ref}}}{2^K} \cdot \sqrt{\left(2^{K-1} - 2\right) \sigma_{\Delta C}^2 + \left(1 - 2^K\right)^2 \cdot \sigma_{\Delta C}^2} \\
= \sigma_{\Delta C} \cdot \frac{V_{\text{ref}}}{2^K} \cdot \sqrt{2^{2K} - 3 \cdot 2^{K-1} - 1}.
\] (8.48)

This error term should be less than a 1/4 LSB of the resolution of the remaining stages, i.e.

\[
\sigma_{\text{err}_C} \leq \frac{\epsilon s}{4 \cdot 2^{N-K+1}} \\
\leq \frac{V_{\text{ref}}}{2^K} \cdot \frac{1}{2^{N-2K+2}}.
\] (8.49)

Combining (8.48) and (8.49), the allowable matching accuracy of the capacitors in the multi-bit front-end MDAC circuit stage is set by:

\[
\sigma_{\Delta C} \leq \frac{1}{2^{N-2(K-1)} \cdot \sqrt{2^2 K - 3 \cdot 2^{K-1} - 1}}.
\] (8.50)

This closed form useful relationship gives the minimum required capacitor matching in a \( K \)-bit front-end in order to achieve an overall \( N \)-bit ADC accuracy.
A plot is made in Fig. 8.15 depicting the required matching accuracy of the capacitors in the $K$-bit front-end stage as a function of the pipeline resolution $N$ for a few different values of $K$. Take, as an example, a 12-bit converter. For conventional $K=2$-bit pipeline stages (with 1-bit overlap from stage to stage), the MDAC capacitors require 11.6 bits matching. This is too high for fabricated capacitors. If, say, metal-metal plate capacitors are employed in the standard $C \rightarrow C$ type MDACs, then an RMS matching of no better than 9-bits can be expected in standard CMOS. The required resolution of the front-end stage can be ascertained in order to ensure that stages 2 to $N_S$ can be standard 2-bit $C \rightarrow C$ type stages using standard metal capacitors of up to 9-bit matching. From the graph of Fig. 8.15, it follows that the front-end stage must have $K=5$ in order for the ADC to achieve 12-bit accuracy.

It is not wise from the point of view of power and area to go beyond a 5-bit front-end stage [99] so that, for instance, when a 14-bit pipelined ADC is specified, a tapering of the resolutions is needed over the first few stages. This can be designed with the aid of the graph of Fig. 8.15: the first stage should be no greater than $K_1=5$-bits, leaving 10-bits effective resolution for the second stage onwards, so it should be $K_2=3$-bits which in turn leaves 8-bits effective resolution for the third stage onwards, and hence $K_3=2$-bits with each following stage being 2-bits. A $5:3:2:...:2$ pipeline is required. Area and power scaling may be applied to the remaining $K=2$ stages - a subject dealt with in the next subsection. Note that it is quantified in Chapter 9 that based on the new proposed $C + C$ technique, 14-bit intrinsic accuracy is achievable without needing a multi-bit front-end stage which can save considerable power and area.

To summarize, each increase of 1 bit of resolution of the front-end stage reduces the required resolution of the remaining stages by almost 1 bit. There is still only 1-bit overlap of the first stage LSB with second stage MSB for redundancy in order to digitally desensitize for offset. In a practical design, a single multi-bit front-end followed directly by standard 2-bit stages is preferable, since a tapering of bits per stage adds a lot of analogue complexity and is best avoided if possible [96], [102]. There are a number of downsides, though. Firstly, the

![Fig. 8.15](image.png)

**Fig. 8.15** Required capacitor matching in multi-bit front-end for different resolutions.
amplifier GBW increases with each bit compared to a standard 2-bit stage for the same effective resolution. This is principally because of the lower feedback factor, given by:

$$\beta_{fb} = \frac{1}{2^{K-1}} \cdot \frac{1}{1 + \sum_{i=2}^{N_S} C_i / C_{i1}} \quad (8.51)$$

Both the bandwidth and DC gain need to increase commensurately with each extra bit in the front-end stage. Secondly, a sample-and-hold stage becomes a necessity in order to drive all the extra signal capacitors and the $2^{K-1}$ comparators. Thirdly, since the sensitivity to comparator offset is increased by $2^{K-1}$, each of the $2^{K-1}$ comparators will require more area and power than comparators for a 2-bit stage. For these reasons, the front-end stage rarely goes beyond 4 bits (with 14 comparators connected to the input).

### 8.3.2 Design Optimization of Scaled Pipelined ADCs

Pipelined ADCs are predominantly designed for mid-to-high frequency applications - the power consumption is dominated by the (static) power consumption of the stage amplifiers required to charge up the associated signal capacitors to a specified accuracy in a given sample period. As explained in section 8.2.2.1, there is relatively little dynamic power consumed by the dynamic comparators in the low-resolution sub-ADCs, while the associated digital processing doesn’t consume much power either. On the other hand, scaling of static power (and hence area, since the gate overdrive voltages - $V_{on}$’s - must be maintained through active area scaling with current) in consecutive pipelined ADC stages is possible in order to reduce overall power consumption compared to un-scaled pipelines while maintaining the same specified accuracy [101], [102]. Note that the digital circuitry and the sub-ADC practically don’t scale. Scaling is not always applied because of the increased design complexity and time-to-market but when applied, scaling only makes sense for $K=2$ (back-end) stages. As discussed in section 8.3.1, the design objective is to get down to a $K=2$ stage as early as possible and progress to the end of the pipeline with $K=2$ stages. Scaling of, say, 3-bit stages may be useful in a high-resolution, low-frequency application where slewing, limited GBW, parasitic capacitance and charge injection play less of a role. However, a more gradual scaling of higher-speed $K=2$ stages is more power and area efficient [95], [96].

The power consumed relative to the first stage depends on the stage scaling factor and the number of stages $N_S$:

$$P = P_1 \cdot \left( 1 + \sum_{i=2}^{N_S} \prod_{j=1}^{i-1} S_j \right) \quad (8.52)$$

For constant stage to stage scaling of $S$, (8.52) can be simplified to:

$$P = P_1 \cdot \frac{1-S^{N_S}}{1-S} \quad (8.53)$$

Stage 1 here can represent either the first stage of the complete pipelined ADC which uses all similarly scaled stages, or it can represent the first stage following the multi-bit front end stage.
8.3. Pipelined ADC Specific Design Issues

after which there is constant scaling of similar stages. The power consumed relative to the first stage is shown in Fig. 8.16. The figure illustrates that below a scaling factor of about 0.7, the power in the pipelined ADC is dominated by the power consumed in the first few stages only. At a scaling factor of 0.7, the pipeline power converges to about 3.5 times the power of the first stage, regardless of the number of stages.

The pre-dominant error sources in a pipeline stage are due to thermal noise $\sigma_{N,\text{stage}}^2$ and capacitor mismatch $\sigma_{errc}^2$, both of which are directly proportional to the size of the stage signal capacitors. They add in a non-correlated way to give the stage output noise power of:

$$\sigma_e^2 = \sigma_{N,\text{stage}}^2 + \sigma_{errc}^2.$$  \hfill (8.54)

Both $\sigma_{N,\text{stage}}$ and $\sigma_{errc}$ were calculated in section 8.2 for a contemporary SC stage implementation. Scaling down the pipeline, while reducing power consumption, has the deleterious effect of reducing conversion accuracy too due to increased noise and capacitor mismatch. In general, the relationship between the input referred total error power and the first stage error power is given by:

$$\sigma_{\text{err}(in)}^2 = \frac{\sigma_e^2}{G^2} \left( 1 + \sum_{i=2}^{NS} \frac{1}{\prod_{j=2}^{i} S_j} \prod_{k=2}^{i} G_k \right).$$  \hfill (8.55)

For constant scaling $S$ and stage gain $G$, (8.55) reduces to:

$$\sigma_{\text{err}(in)}^2 = \frac{\sigma_e^2}{G^2} \left( 1 + \sum_{i=2}^{NS} \left( \frac{1}{S G^2} \right)^{i-1} \right),$$  \hfill (8.56)

which can be simplified to:

**Fig. 8.16** Pipeline power consumed and total error power relative to that in stage 1.
The increase in input referred error power relative to the input referred error power of the first stage alone is also shown in Fig. 8.17 for $G=2$.

The design goal is to minimize the power-error product to achieve the most power efficient design that achieves the specified accuracy. Note that the power-error product is inversely proportional to the power efficiency. The curves of Fig. 8.17 can be used as a guide to obtaining an optimal stage scaling factor for the highest power efficiency in a practical design. Ideally, a scaling factor $S$ of 0.5 should be used along the pipeline of 2-bit stages but, in practice, a value of $S$ between 0.5 and 0.7 is better to take account of non-scaling parasitic capacitance.

### 8.3.3 Estimation of Static Power Consumption of Pipelined ADCs

Up till now, the power consumption of the scaled pipeline has been evaluated with respect to the power of the first stage. Now it will be shown how to evaluate the actual power per stage, so that an estimate can be made of the total power consumption of the scaled pipeline. As explained in section 8.3.2, the MDAC amplifiers dominate the power consumption. Based on the model presented in Chapter 3 for amplifier dynamic settling, the power consumption of a single pipeline stage $i$, operating with supply voltage $V_{DD}$, can be estimated in order for it to achieve a particular settling accuracy for an expected maximum step change in input voltage, $V_{step_{in}(max)}$. The amplifier drives an equivalent load capacitance $C_{L_{eff}}$, which includes the 2 scaled sample capacitors of the following stage. The stage $i$ power consumption $P_i$ is obtained from Chapter 3 as:

\[
\sigma_{err(m)}^2 = \frac{\sigma_i^2}{G^2} \cdot \frac{1}{1 - \frac{1}{G^2 S}}. \quad (8.57)
\]

\[\sigma_{err(m)}^2 = \left(\frac{1}{G^2 S}\right)^{NS} \cdot \frac{1}{1 - \frac{1}{G^2 S}}. \]

The increase in input referred error power relative to the input referred error power of the first stage alone is also shown in Fig. 8.17 for $G=2$.

The design goal is to minimize the power-error product to achieve the most power efficient design that achieves the specified accuracy. Note that the power-error product is inversely proportional to the power efficiency. The curves of Fig. 8.17 can be used as a guide to obtaining an optimal stage scaling factor for the highest power efficiency in a practical design. Ideally, a scaling factor $S$ of 0.5 should be used along the pipeline of 2-bit stages but, in practice, a value of $S$ between 0.5 and 0.7 is better to take account of non-scaling parasitic capacitance.

**Fig. 8.17** Optimization curves for power-error product as function of scaling.
where $P_e$ is the excess amplifier power compared to that of a 100% efficient single-stage amplifier and includes biasing. Typically, it is in the range of 0.2 (single-stage) to 1.5 (dual-stage). The factor of 4 includes a differential realization ($\times 2$) with single-sampling ($\times 2$), where the stage is assumed to settle within $T/2$. The stage time constant $\tau_i$ is obtained by solving the following equation for the dynamic settling accuracy of a $K$-bit stage for maximum expected signal excursions (see equations (8.16),(8.17),(8.26),(8.27) for single-sampling):

$$E_d = 2^{N-(K-1)i+2}$$

$$= \frac{\sqrt{2}V_{on}}{V_{step_{in}(\text{max})}}e^{-\left(\frac{T}{\tau_i}\left(1+\log_e\left(\frac{T}{\tau_i}\left(2^{N-(K-1)i-2}\right)^{-1}\right)\right)\right)}.$$  (8.59)

(8.59) is solved for $\tau_i$ to give:

$$\tau_i = \frac{V_{step_{in}(\text{max})}}{\sqrt{2}V_{on}}\left(1+\log_e\left(\frac{V_{step_{in}(\text{max})}}{\sqrt{2}V_{on}}\left(2^{N-(K-1)i-2}\right)^{-1}\right)\right).$$  (8.60)

The stage $i$ power consumption required to achieve maximum step excursions is derived in terms of known parameters after substituting (8.60) into (8.58):

$$P_i = (1 + P_e) \cdot \frac{4\sqrt{2}V_{on}V_{DD}C_{\text{eff}}}{\tau_i} \cdot \left(\frac{V_{step_{in}(\text{max})}}{\sqrt{2}V_{on}} - 1 - \log_e\left(\frac{V_{step_{in}(\text{max})}}{\sqrt{2}V_{on}}\left(2^{N-(K-1)i-2}\right)^{-1}\right)\right).$$  (8.61)

Finally, the total power consumption of the pipelined ADC is obtained from:

$$P_{\text{tot}} = \sum_{i=1}^{NS} P_i.$$  (8.62)

Here, $P_{i=1}$ is the power of the first stage, which can be the multi-bit front-end described in 8.3.1, while $P_{i=2} \cdots P_{i=NS}$ are the powers of each of the scaled back-end stages obtained from (8.52).

### 8.4 Conclusions

In this chapter, analytical expressions to describe the functional operation of cyclic and pipelined ADCs have been derived. A lumped error model was developed to account for static and dynamic errors due to hardware imperfections. The effects of specific errors on the ADC transfer characteristics were described. It was emphasized that familiarity with the effects specific errors have on the ADC characteristics can be a useful means for debugging hardware errors after ADC fabrication. An error analysis was presented to aid the design of the pipeline multi-bit front-end stage. It was demonstrated and quantified how the capacitor matching requirement can be reduced in high-resolution pipelined ADCs. A multi-bit front-end stage should only be used if ADC accuracy cannot be achieved using $K=2$-bit stages alone. The function of
the multi-bit front-end is to translate the ADC accuracy requirement down to the level of the achievable accuracy of the first $K=2$ stage. From there on in, each $K=2$ stage should be scaled by a factor of between 0.5 and 0.7 until such stage that parasitics and charge feedthrough effects begin to play a large role. Next, a pipeline power and noise scaling analysis was presented and explained. Finally, the power consumption per ADC stage was derived in terms of known parameters.
CHAPTER 9

CAPACITOR MATCHING INSENSITIVE HIGH-RESOLUTION LOW-POWER ADC CONCEPT

A new implementation for cyclic and pipelined ADCs is presented in this chapter. A floating-hold-buffer is proposed which enables accurate addition of signal voltages without requiring precisely matching and linear components. A 1.5-bit algorithmic stage based on this floating-hold-buffer is presented and analysed in which voltage multiplication is replaced by voltage addition. The new technique is compared against existing techniques from the literature and the relative benefits are analysed.

9.1 The ADC Algorithm Re-visited

To emphasize the hardware pertaining to existing implementations, the residue transfer function of equation (8.1) is rewritten as:

\[ V_{\text{out}} = 2 \times V_{\text{in}} - 1 \times D \cdot V_{\text{ref}}. \]  (9.1)

The multiplier factors (1 and 2) depend on capacitor ratios in existing charge transfer hardware realizations of this equation. Charge is actively transferred from capacitor to capacitor via the virtual earth node of an OTA so that the accumulated charge on the feedback capacitor of the OTA produces \( V_{\text{out}} \) (e.g. the contemporary SC implementation of Fig. 8.4). This method is limited by the inaccuracies of capacitor matching as well as any non-linearity of capacitors. Both the gain accuracy and 1.5-bit sub-DAC output levels shifts are affected (see equation (8.20) and Fig. 8.8).

In the method proposed here, the MX2 (multiply-by-2) stage is implemented without using multiplication (i.e. charge transfer) but instead an accurate analogue adder is employed. Furthermore, the sub-DAC voltage is added without the need for charge transfer. In fact, formula (9.1) is rewritten as \( V_{\text{out}} = V_{\text{in}} + V_{\text{in}} - D \cdot V_{\text{ref}} \) to emphasize implementation. This will be presented next.
9.2 Review of SC Concepts for Analogue Addition

In this section, a concept is presented for implementing the arithmetic operations (9.1) of the ADC in analogue hardware without using multiplication. Analogue multiplication, within the context of a SC circuit, is a series of voltage-to-charge and charge-to-voltage conversions - known also as the charge transfer technique (QT).

Typical concepts for creation of the MX2 function are shown in Fig. 9.1(a), (c). Voltage multiplication by 2 occurs in Fig. 9.1(a) ($C \rightarrow 2C$) through the charge transfer of $Q = V_0 \cdot 2C$ of capacitor $C_1 = 2C$ to another capacitor $C_2 = C$, initially discharged, via a virtual earth node, resulting in $V_{\text{out}} = 2V_0$.

Fig. 9.1 Methods for creation of MX2 function with (a) charge transfer $C \rightarrow 2C$, with a realization (b); (c) charge transfer and flip around $C \rightarrow C$, with a realization (d); (e) voltage adder $C + C$ with components for realization (f).
to become $2V_0$ [88]. This method is sensitive to the ratio of capacitors $C_1/C_2$. An adaptation of this method is shown in Fig. 9.1(c), which is called a charge transfer with flip-around technique ($C \rightarrow C'$), where both $C_1 = C$ and $C_2 = C$ are pre-charged with $V_0$, after which the charge on $C_1$ is transferred to $C_2$ [90], [91]. A half bit of extra accuracy can be achieved with the $C \rightarrow C'$ circuit compared to the $C \rightarrow 2C$ circuit but in practical applications no better than 9-10-bits accurate multiplication-by-2 is realistic nor has been shown possible using these methods in standard CMOS processes. Example implementations of these QT multiplication concepts are demonstrated in figures Fig. 9.1(b), (d), where the virtual earth node is created within the feedback loop of an OTA. The 1.5-bit sub-DAC function is also created by multiplying the DAC voltage by a factor of 1 (nominally $(C_1 = C) \div (C_2 = C)$) through charge transfer via the virtual earth node to the output capacitor $C_2$. This DAC charge is added to the signal charge in $C_2$ to create the ADC stage function.

An alternative concept $(C + C)$, which is new for creation of the MX2 function, is based on voltage addition [P.8], [P.25]. Capacitors can be used for addition, as demonstrated in Fig. 9.1(e), where instead of multiplying $V_0$ by 2, voltage addition occurs by first charging each of $C_1$ and $C_2$ to $V_0$ and then placing these capacitors end to end, with say the plate (3) of $C_2$ connected to plate (2) of $C_1$. Furthermore, to fulfil the 1.5-bit sub-DAC function, the output can be easily and independently level shifted by adding a voltage at plate (2) of $C_1$. This concept is an example of orthogonalization (Chapter 2) of the ADC design process, in that the actual common multiplication of the signal and DAC voltages in traditional methodologies is split out into separate independent functions in this new proposal, based on simple addition within the same circuit stage.

When realized in a CMOS process, both top- and bottom-plate terminals of $C_1$, $C_2$ have parasitic coupling capacitance. This parasitic capacitance results in an inaccurate MX2 function. While the $C + C$ concept of Fig. 9.1(e) is simple, its accurate implementation is difficult - Fig. 9.1(f). In fact, direct implementation of the $C + C$ concept is only suitable for low resolution ADCs of less than 8-bits.

### 9.3 The Floating-Hold-Buffer for Accurate Analogue Addition

A method is proposed in this section to accurately implement the basic voltage summation concept $(C + C)$ of Fig. 9.1(e), i.e. a way of stacking capacitors (with pre-defined voltages) with high accuracy. To this end, a floating-hold-buffer [P.7], [P.11] is proposed with one input and one output, where the output voltage is defined by the input voltage plus a fixed offset (the hold voltage), the offset being held independently of the input voltage (i.e. of the form $V_{out} = V_{hold} + V_{in}$).

Usually a single capacitor $(C)$ is used to sample and hold a voltage - see, for example, Fig. 9.2(a), (b). Assume that $C$ is used as a floating hold capacitor so that the only way for charge to escape from its top plate terminal is through the parasitic capacitor $C_{par}$ associated with the top plate - Fig. 9.2(c). The voltage across $C$ in the hold mode is then given by:

$$V_{hold} = V_{hold_0} + V_A \cdot \frac{C_{par}}{C},$$  \hspace{1cm} (9.2)
where $V_{\text{hold}_0}$ is the initial correct value of the hold voltage at the sample moment and $V_A$ is a floating voltage at node A. According to (9.2), $V_{\text{hold}}$ depends on $V_A$. This limits the quality of the floating voltage hold circuitry employing a single sampling capacitor $C$.

Consider now two such capacitors used to sample $V_{C1_0}$, $V_{C2_0}$ - Fig. 9.3(a). The equations for the voltages across each of $C_1$, $C_2$ in the hold mode, Fig. 9.3(b), are:

$$V_{C1} = V_{C1_0} + V_A \cdot \frac{C_{\text{par}}}{C_1}, \quad V_{C2} = V_{C2_0} + V_B \cdot \frac{C_{\text{par}}}{C_2}. \quad (9.3)$$

If we now set the condition in the hold mode that the voltages at the capacitor top plates are held equal, i.e. $V_A = V_B$, then the voltage held across both capacitors of Fig. 9.3(b) becomes:

$$V_{C1} - V_{C2} = \left(V_{C1_0} - V_{C2_0}\right) + V_A \cdot \left(\frac{C_{\text{par}}}{C_1} - \frac{C_{\text{par}}}{C_2}\right). \quad (9.4)$$

Defining the voltage held as $V_{\text{hold}} = V_{C1} - V_{C2}$, with the initial correct hold voltage at the sample moment given by $V_{\text{hold}_0} = V_{C1_0} - V_{C2_0}$, equation (9.4) can be re-written as:

$$V_{\text{hold}} = V_{\text{hold}_0} + V_A \cdot \left(\frac{C_{\text{par}}}{C_1} - \frac{C_{\text{par}}}{C_2}\right). \quad (9.5)$$

Since $\left|\frac{C_{\text{par}}}{C_1} - \frac{C_{\text{par}}}{C_2}\right| \ll \frac{C_{\text{par}}}{C}$, then hold voltage (9.5) is significantly less sensitive to $V_A$ when compared to equation (9.2) for a single capacitor implementation. Recall that $V_A = V_B$, and the only path for the top plate charge to escape is through the parasitics. This implies that nodes A and B must be physically disconnected.

Fig. 9.3(c) shows the implementation of the floating hold circuitry employing $C_1$, $C_2$ and a single-ended OTA. The OTA equalizes the voltages at the top plates of $C_1$ and $C_2$ by means of the negative feedback loop through $C_1$, thus satisfying $V_A = V_B$ of (9.5). $V_{\text{in}}$ drives the bottom plate of $C_2$ causing a corresponding change in node voltage B at the OTA positive input. The hold voltage $V_{\text{hold}}$ defined across $C_1$ and $C_2$ is insensitive to the voltage at the input terminal $V_{\text{in}}$. For each capacitor $C_1$ and $C_2$, there is only parasitic charge displacement between the top plate and the parasitic coupling capacitance connected to the top plate at the OTA input side. This is another example of the application of delta-charge-flow ($\delta$-$Q$) techniques (defined in Chapter 2) in that charge flow between the signal capacitors via the OTA virtual earth node is purely due to the presence of parasitic nodal capacitance.

Fig. 9.2 (a) Sampling cap during sample phase, (b) sampling cap within hold circuitry, and (c) its connection to high impedance input of active element during hold phase.
9.4 Implementation of C+C ADC Stage

This high accuracy floating-hold-buffer operates such that the output is unity gain buffered from the input while maintaining a fixed pre-determined hold voltage between output and input. This is the fundamental building block needed for accurate voltage addition.

9.4 Implementation of C+C ADC Stage

This section develops an application of the C+C concept to a 1.5-bit algorithmic ADC stage for use in cyclic and pipelined ADCs [P.25]. Recall that all the arithmetic required to carry out equation (9.1) can be done with analogue voltage addition. Since the resolution of the algorithmic ADC is limited by the precision with which (9.1) can be implemented, the accurate floating buffer of section 9.3 is employed.

An input voltage is sampled using two pairs of capacitors, $C_1$ and $C_2$ - see Fig. 9.4. Each of these pairs of capacitors is used to create the feedback of a floating-hold-buffer of Fig. 9.3(c). A single-ended implementation of the 1.5-bit ADC stage is shown in Fig. 9.4(b). Two floating-hold-buffers connected in series double the sampled voltage. This function creates the MX2, while the toggle switch in Fig. 9.4(b) represents the connection to the 1.5-bit sub-DAC and hence this fulfils the implementation of the arithmetic of (9.1). Note that if each floating-hold-buffer has the same single-pole settling, then the settling time of both buffers in series increases by just one time constant. For a 12-bit ADC, this means a 12% reduction in speed compared to a single buffer circuit.

The differential configuration - defined in [103] - assumes that any signal propagates undisturbed through a pair of traces with identical impedance and coupling to surrounding components and signals. The differential configuration is preferred to the single-ended because, for example, of improved noise immunity and linearity. A differential implementation of the C+C concept is shown in Fig. 9.4(c). Note that in order to obtain a differential architecture, a series connection of floating-hold-buffers is replaced by a star connection. One floating buffer with $C_{1a}$, $C_{2a}$ is used to obtain an accurate buffered version of the input, while
the other floating buffer with \( C_{1b}, C_{2b} \) creates an accurate inversion so that the output voltage is double that of the input. The connection to the differential 1.5-bit sub-DAC is again represented by the two toggle switches. This is then the differential implementation of (9.1).

Another feature of the differential 1.5-bit ADC stage proposed in Fig. 9.4(c) is that it is inherently common-mode stable, unlike conventional differential ADCs employing charge transfer techniques which require common-mode feedback to achieve stability. Furthermore, because the sampling technique in Fig. 9.4(a) is well suited to both differential and single-ended sampling, and because the circuits in Fig. 9.4(b), (c) are suitable for driving single-ended and differential lines, respectively, it is easy to build very accurate single-ended to differential and differential to single-ended conversion using the proposed design solutions.

The proposed merged implementation of the 1.5-bit ADC stage of Fig. 8.1, comprising the S&H, \( \Sigma \), MX2 and 1.5-bit sub-DAC is demonstrated in Fig. 9.5. The ADC using the \( C + C \) technique is fully differential with the signal range given by \( V_{\text{ref}} = (V_{\text{refp}} - V_{\text{refn}}) \). Assume that the DAC output is initially at \( V_{\text{refcm}} \), i.e. differential 0V; then on a given cycle of the ADC, say phase 1, differential output voltage \( V_{\text{out}} = V_0 \) is present across the series combination of \( C_{3a} \) and \( C_{3b} \) placed in parallel with the series combination of \( C_{4a} \) and \( C_{4b} \). On the following cycle, phase 2, \( V_0 \) is applied across the top OTA with \( C_{3a} \) between the top OTA output and its negative input and \( C_{3b} \) placed between the OTA positive input and the top output terminal of the DAC. Similarly, across capacitors \( C_{4a} \) and \( C_{4b} \), a further \( V_0 \) is available between the bottom output of the DAC and the output of the bottom OTA. The net effect after phase 2 is that a voltage of \( V_{\text{out}} = 2 \times V_0 \) is present between both output terminals of the OTAs. If the DAC voltage should change to either \( +V_{\text{ref}} \) or \( -V_{\text{ref}} \), then \( V_{\text{out}} \) is directly shifted by either \( +V_{\text{ref}} \) or \( -V_{\text{ref}} \) with no charge transfer errors.

---

**Fig. 9.4** Proposed \( C + C \) MX2, Summer and 1.5-bit sub-DAC level shift, (a) pre-charge phase, (b) single-ended, (c) differential.
9.5 Practical Performance Issues

The maximum resolution of a practical switched capacitor 1.5-bit ADC stage is limited primarily by capacitor mismatch and less so by finite amplifier gain and charge feedthrough from the switches. For the purposes of comparison, the popular C → C technique is evaluated and compared with the proposed C + C technique for the implementation of the 1.5-bit ADC stage. Similar capacitors are assumed to be used in both cases for the sampling and processing of the differential input signal, Fig. 9.6(a).

Consider first the C → C circuit in hold mode, Fig. 9.6(b), with all relevant parasitic capacitances included. The transfer function, including capacitor mismatch, is:

\[
V_{\text{out}_{C \rightarrow C}} = V_{\text{in}} \cdot 2 \cdot \left(1 + \frac{1}{2} \frac{\Delta C}{C} \right) - D \cdot V_{\text{ref}} \cdot \left(1 + \frac{\Delta C}{C} \right),
\]

(9.6)

where the relative signal capacitor mismatch is given by \(\Delta C/C = \frac{1}{2} \left(\frac{\Delta C}{C_1} + \frac{\Delta C}{C_2}\right)\). Here, it is assumed that \(\Delta C \ll C\). Finite amplifier gain deteriorates the transfer function even further to produce a total fractional transfer gain error of:

\[
\varepsilon_{C \rightarrow C} = \frac{1}{2} \frac{\Delta C}{C} - \frac{1}{A_0 \cdot \beta_{C \rightarrow C}},
\]

(9.7)

where the feedback factor \(\beta_{C \rightarrow C}\) is given by:

\[
\beta_{C \rightarrow C} = \frac{C}{2 \cdot C + 2 \cdot C_{\text{par}_{12}} + C_{\text{par}_1}}.
\]

(9.8)
Due to the strong influence of capacitor mismatch on the $C \to C$ 1.5-bit stage, no better than 0.1\% gain error can be expected so that some form of calibration or trimming must be used to achieve an ADC accuracy of greater than 10-bits. Calibration usually adds latency to the cyclic ADC (e.g. by a factor of 4 in [104]) and increases area and power consumption not only as a result of the added calibration circuitry but because of the extra parasitic loading on analogue circuit nodes and the consequent increase in amplifier power.

Consider next the $C + C$ 1.5-bit ADC stage of Fig. 9.6(c) with its associated signal capacitors and parasitic nodal capacitors. The voltage transfer function of the $C + C$ stage is:

$$V_{out_{C+C}} = V_{in} \cdot \left(1 + \left(\frac{C_2}{C_2 + C_{par\_2}}\right) \left(\frac{C_1 + C_{par\_1}}{C_1}\right)\right) - D \cdot V_{ref} \cdot \left(\frac{C_2}{C_2 + C_{par\_2}}\right) \left(\frac{C_1 + C_{par\_1}}{C_1}\right).$$ (9.9)

Defining $\frac{\Delta C_{par}}{C_{par}} = \frac{1}{2} \left(\frac{\Delta C_{par\_1}}{C_{par\_1}} + \frac{\Delta C_{par\_2}}{C_{par\_2}}\right)$ as the relative mismatch of the equivalent input parasitic capacitors $C_{par\_1}$ and $C_{par\_2}$, equation (9.9) can be rewritten as:

$$V_{out_{C+C}} = 2 \cdot V_{in} \cdot \left(1 + \frac{C_{par\_2}}{2C} \left(\frac{\Delta C_{par\_1}}{C_{par\_1}} + \frac{\Delta C}{C}\right)\right) - D \cdot V_{ref} \cdot \left(1 + \frac{C_{par\_1}}{C} \left(\frac{\Delta C_{par\_1}}{C_{par\_1}} + \frac{\Delta C}{C}\right)\right).$$ (9.10)

A small transfer error is produced proportional to $C_{par}/C$ times the mismatch of the signal and parasitic capacitors. Note that the extra term of $\frac{\Delta C_{par}}{C_{par}}$ must be accounted for when calculating the effect of mismatch. After inclusion of the effect of the amplifier, the total gain error of the $C + C$ stage becomes:

$$\varepsilon_{C+C} = \frac{1}{2} \left(\frac{C_{par}}{C}\right) \left(\frac{\Delta C_{par}}{C_{par}} + \frac{\Delta C}{C}\right) - \frac{1}{\beta_{C+C}} \left(\frac{1}{\lambda_0} + \frac{1}{2CMRR}\right),$$ (9.11)

with the feedback factor being given by:
9.5. Practical Performance Issues

\[ \beta_{C+C} = \frac{C}{C + 2 \cdot C_{\text{par}_{12}} + C_{\text{par}_1}}. \]  

(9.12)

Clearly, the intention is to make \( C_{\text{par}} \ll C \) in order that the \( C + C \) stage approach the ideal transfer, independent of the matching of \( C \) or \( C_{\text{par}} \). For an \( N \)-bit pipelined or cyclic ADC having at least 0.5-bit accuracy, the required matching from Chapter 8 is \( \sigma_{e_{C+C}} \leq \frac{1}{2^{N+1}} \).

OTA design techniques allow the attainment of very high \( A_0 \) and CMRR sufficient for at least 15-bit accuracy. Indeed the DC CMRR can be designed to be of the same order of magnitude as \( A_0 \) which is explained in Chapter 10. It is the capacitor matching that is the bottle neck to achieving higher than 10 bits accuracy in charge transfer based 1.5-bit stage configurations, such as the \( C \rightarrow C \) method.

Comparing formulae (9.7) and (9.11), the capacitor mismatch error of the \( C + C \) method is reduced by \( \frac{1}{\left( \frac{C_{\text{par}}}{C} \times \left( 1 + \frac{\Delta C_{\text{par}}}{C_{\text{par}}} \right) \right)} \) compared to the \( C \rightarrow C \) method. The relative capacitor mismatch errors are given by \( \frac{\Delta C}{C} = \frac{1}{\sqrt{C}} \) and \( \frac{\Delta C_{\text{par}}}{C_{\text{par}}} = \frac{1}{\sqrt{C_{\text{par}}}} \). From Chapter 10, a \( C/C_{\text{par}} \) ratio of 35 has been obtained in a 0.25\( \mu \)m CMOS design. The matching of the parasitic capacitors (composed of both metal-metal and gate-oxide) are expected to be at least as good as the signal capacitors (metal-metal only), so that a conservative estimate for the improvement in capacitor mismatch error of the \( C + C \) method compared to the \( C \rightarrow C \) method is \( C/2C_{\text{par}} \). This implies (1) an extra 4 bits un-calibrated accuracy (linearity) is possible over previous 1.5-bit conversion stages. Since the capacitors determine the efficiency of

<table>
<thead>
<tr>
<th>Table 9.1 Performance comparison of all 3 ADC circuit architectures</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Cap mismatch</strong></td>
</tr>
<tr>
<td>Fdbk factor, ( \beta_{fb} )</td>
</tr>
<tr>
<td>( A_0 ) (dB) for min 12-bit accuracy</td>
</tr>
<tr>
<td>Equivalent cap, ( C_{\text{eff}} ) / ( \beta_{fb} )</td>
</tr>
<tr>
<td>O/P Noise power</td>
</tr>
<tr>
<td>Power (for same speed)</td>
</tr>
</tbody>
</table>
the ADC, it is possible to create a highly efficient architecture using the proposed $C + C$ method giving rise to low power and small silicon area compared to previous techniques. A second benefit of the $C + C$ ADC architecture is that it is (2) relatively insensitive to capacitor non-linearity so that, for instance, small area gate-oxide capacitors may be used as signal capacitors.

The dynamic performance of the $C + C$ is also much improved compared to previous $C \to C$ techniques. (3) The feedback factor of the $C + C$ stage is approximately 1, and almost double that of the $C \to C$. The benefits of a larger feedback factor are to be found in improved amplifier gain, lower power and lower noise. Note that the noise power of the $C + C$ ADC stage is decoupled from the gain of the stage. Switch charge feedthrough is largely cancelled at the input of each OTA due to the differential switching scheme, the balanced input impedances and voltage levels. The appropriate use of early clocking ensures that the residue output of the $C + C$ 1.5-bit stage is cleanly sampled by the following stage before the switches connected around the OTA change phase. Finally, (4) no CMFB is required in a differential realization, further reducing power and improving overall stability and ruggedness. A summary of the relative performances of the existing $C \to 2C$, $C \to C$ and the proposed $C + C$ circuit techniques is presented in Table 9.1.

### 9.6 Conclusions

A novel implementation of the 1.5-bit algorithmic ADC stage for use in both cyclic and pipelined ADCs has been presented. Voltage multiplication has been replaced by accurate addition ($C + C$ concept) and a floating-hold-buffer has been proposed for its implementation. The accuracy of the ADC employing the new circuitry is less sensitive to the matching accuracy and linearity of the sampling capacitors compared to previous circuit techniques presented in the literature.

An analytical equation has been obtained of the transfer error of the proposed algorithmic stage and it is compared with the analytical equation of the traditional charge-transfer algorithmic stage. With $C$ the value of the sampling capacitors and $C_{\text{par}}$, the parasitic capacitance at each differential amplifier input terminal, the proposed algorithmic stage has its sensitivity to capacitor mismatch reduced by a factor of $C/2C_{\text{par}}$ giving a corresponding improvement in linearity. Ensuring that $C_{\text{par}} \ll C$ suggests a high resolution ADC stage (12-bits and beyond) can be practically realized without the need for calibration. Further performance benefits of the proposed $C + C$ based ADC circuit architecture include (2) low sensitivity to capacitor non-linearity, (3) improved feedback factor (almost unity) for low power and noise, and (4) no CMFB is needed for differential realizations.
CHAPTER 10

HIGH-ACCURACY ADC DESIGN AND MEASUREMENTS

The main bulk of this chapter is dedicated to the design for CMOS integration of the principal ADC circuit blocks. Firstly, a high-level system overview is given of both measurement type and signal-chain type ADCs. Next, a new flexible track-and-hold (T&H) is presented and discussed. The circuit implementation of the proposed cyclic ADC is then presented. A separate section is devoted to a proposed single-ended OTA with high CMRR, since it is a key circuit block needed for high quality operation of the T&H and ADC. Finally, measurement results are documented of the fabricated 12-bit cyclic ADC, as well as simulation results of two laid out pipelined ADCs for 10-bit and 14-bit applications. They serve to demonstrate the potential of the $C+C$ concept to achieving uncalibrated high-accuracy or high-speed. The performances of these circuits in terms of their power and area figures-of-merit (FOMs) are compared to those of other published ADCs of the recent past.

10.1 System Overview

The ADC design at system level is reviewed in this section. A distinction is made between precision measurement applications and high-bandwidth communications applications. Different possible modes of operation of the ADC are discussed in order to provide a background for the descriptions of the various implementations later on in the chapter.

10.1.1 Application Space

There is an increasing trend to embed ADCs with the digital CMOS VLSI for applications requiring medium to high resolutions (10-14-bits) at sample frequencies up to a few MHz. This reduces cost, board space and board complexity, pin count and overall power consumption. For instance, such ADCs have become a ubiquitous peripheral in micro-controllers for servo applications, touch screens, measurement of supplies and die/board temperatures, etc. They are integrated as a small block on to the same digital substrate as the main digital
processing circuits. They need to be highly robust to work in a hostile digital VLSI environment. High speed ADCs, on the other hand, are still predominantly off-chip as standalone units mostly because older, well characterized IC processes are still needed to guarantee ADC performance and yield.

The cyclic ADC is an excellent choice of architecture for applications where die area and power consumption are at a premium and it is highly suitable to digital co-integration. On the other hand, the pipelined ADC is an excellent choice for applications demanding high speed with good linearity, such as in analogue receiver front-ends and other high-performance communications applications. Note that in such signal-chain applications, the linearity requirement is more important than the noise requirement. This is because noise can be filtered down the chain as the required channel(s) are usually highly over-sampled. On the other hand, intermodulation and harmonic distortion are directly related to the linearity of the converter and may not be easily removed. Conventionally, for signal-chain pipelined ADCs, resolution is determined by linearity not SNR. So, say, a 14-bit ADC might be linear to 14-bits but have an SNR of 72dB which is only 12-bits ENOB using the conventional definition, section 7.6 [96], [97].

The core of both the cyclic and pipelined ADC is the highly efficient and robust 1.5-bit algorithmic stage, the new C+C implementation of which was presented in Chapter 9. It can be easily scaled in area and power down the pipeline for improved efficiency in pipelined converters, as detailed in Chapter 8.

10.1.2 ADC Architecture

A high-level block diagram of the cyclic or pipelined ADC is shown in Fig. 10.1. The Clock Generator provides various non-overlapping clocks and the Control Block allows the ADC to be configured for synchronous or asynchronous sampling and enter other specific modes of operation. The DEC block, described in section 8.1.2, composes the parallel N-bit output data, after correcting for comparator and amplifier offsets. The purpose of the (single) algorithmic block in the case of the cyclic converter, or the series of algorithmic blocks in the case of the pipelined converter, is to perform the arithmetic of (8.1). The algorithmic core is designed to be independent of the various modes of operation of the overall ADC system – see next section. These are taken care of by the T&H. The flexible T&H input stage delivers a fixed standardized sampled data signal to the ADC, independent of the type of analogue input signal

![Fig. 10.1 ADC system overview.](image-url)
10.1. System Overview

received by the ADC system.

A measurement and monitoring application, which is part of a larger system on a chip, is demonstrated in Fig. 10.2. Besides the precision measurement ADC and reference generator, there are a number of other supporting circuits. Different integrated sensors detect die temperature as well as peaks, troughs and average values of many key internal voltages. External analogue inputs allow the ADC to monitor the physical environment of the circuit board or enclosure. An automatic channel sequencer allows a user-defined selection of the monitored parameters and specifies the order in which they are monitored. User programmable digital filtering is provided to reduce the noise of the measurement. As part of this monitoring application, user programmable alarm thresholds can also be set for the on-chip sensors. Thus, if an on-chip monitored parameter moves outside the user specified operating range, an alarm logic output becomes active. A register-file based interface allows easy access to the measured data and the control registers.

10.1.3 Flexible ADC Sampling Modes

For high accuracy voltage monitoring, quality differential sampling is needed even when sampling single-ended signals. The input is sampled with respect to the common mode noise source. The benefits of the concept are demonstrated with the help of Fig. 10.3. Common ground impedances \( R_G \) can easily couple noise (e.g. spikes due to fast switching digital circuits) into other parts of the system. Noise of the order of 100mV is typical in a printed circuit board subsystem which could cause 100’s of LSBs errors in say a 12-bit ADC and consequently large measurement inaccuracies. The differential sampling scheme adopted here samples the signal (with the accompanying noise) on one terminal \( V_p \) and the common mode noise only on the other terminal \( V_n \). The noise is subtracted from the signal in the front-end T&H, since it captures the difference between \( V_p \) and \( V_n \), and the cleaned-up signal is presented to the ADC for digitization. A high common-mode rejection is achieved which

---

**Fig. 10.2** Embedded monitoring application as part of a SoC.
improves ADC performance in harsh noisy digital environments. There are three differential sampling modes for the ADC system, namely unipolar, bipolar and fully differential. These are explained briefly in the following.

10.1.3.1 Unipolar Mode

Unipolar operation is demonstrated conceptually in Fig. 10.4. The transfer function was shown in Fig. 7.2(a). The differential analogue input \(V_p - V_n\) has an input range of 0V to \(V_{\text{max}}\), where \(V_{\text{max}}\) is determined by the maximum signal voltage that can be handled by the ADC system. In this mode, \(V_p\) is always positive with respect to \(V_n\). Fig. 10.3 shows a typical application requiring unipolar sampling. The \(V_n\) input is typically connected to a local ground or common mode signal. The common mode signal can vary from -0.1V to 0.5V typically (measured with respect to ground). If say the maximum input signal range is 0V to 1V \((V_p - V_n)\), then the maximum signal on \(V_p\) is 1.5V so that the ADC can safely operate from a 2V voltage supply. Typical applications for unipolar operation are power supply monitoring and temperature monitoring (via measuring the junction voltage of a diode).

10.1.3.2 Bipolar Mode

Fig. 10.5 shows conceptually the ADC operation in bipolar mode. The transfer function was shown in Fig. 7.2(b). In this mode, \(V_p\) can swing either positive or negative with respect to \(V_n\). Indeed, the signals on the positive and negative inputs can be unrelated AC signals having different DC levels. In Fig. 10.5, the maximum differential signal \((V_p - V_n)\) allowed is say \(V_{pp} = 1\)V, while the voltages on either of \(V_p\) or \(V_n\) cannot exceed \(V_{\text{max}} = 1.5\)V say but may go below 0V.
The common mode signal on $V_n$ can vary between $+0.5V$ and $1V$. $V_p$ can swing $\pm 0.5V$ around $V_n$. The peak voltage allowed on $V_p$ is then $1.5V$ with respect to ground. The output code in bipolar mode is typically 2’s complement. An example of a bipolar application is a ratiometric measurement such as measuring the voltage differentially across a Wheatstone Bridge - see Fig. 10.6.

**10.1.3.3 Fully differential mode**

Fig. 10.7 shows fully differential operation of the ADC system. This mode is in fact the bipolar mode with the inputs driven differentially. The maximum voltage on $V_p$, $V_n$ is $V_{max}$, while the common mode range is given by $V_{max} - 2 \cdot V_{pk}$. This mode is principally used for the acquisition of fully differential signals in a communications application.
10.2 Proposed Reconfigurable Track-and-Hold

The most advanced T&Hs currently available are based on what is often referred to as the “flip-around” sample-and-hold circuit architecture of the form shown in Fig. 8.4 [96]. These T&Hs are inflexible in dealing with the broad range of input signals described in 10.1.3 required for measurement applications. The T&H presented here uniquely provides a solution for combining all the possible modes of operation of the complete ADC (Fig. 10.1) into one block. It alone determines the mode of operation of the complete ADC. The algorithmic ADC block following the T&H need have no knowledge of the type of analogue signal at the ADC system input since, regardless of the type of analogue signal received, the T&H always delivers a fully differential sampled data signal to the algorithmic ADC block which is limited to within the full-scale-range (FS) of the ADC \( V_{refp} - V_{refn} \) and which is set at the correct common-mode level for it to operate optimally \( V_{refcm} \). It will be shown here that the T&H can combine all the following functions of a) single-ended to differential conversion, b) processing
10.2. Proposed Reconfigurable Track-and-Hold

unipolar signals, c) processing bipolar signals, and d) processing fully differential signals.

The proposed T&H [P.27], the circuit diagram of which is shown in Fig. 10.8, is realized using the floating-hold-buffer of Chapter 9. Two common mode voltages are defined, namely the external common mode voltage $V_{\text{ext cm}}$ and the internal common mode reference voltage $V_{\text{ref cm}}$. The value of $V_{\text{ext cm}}$ depends on whether unipolar or bipolar operation is chosen, whereas $V_{\text{ref cm}}$ is always set approximately half way between the positive and negative references (or half $FS$), i.e. $V_{\text{ref cm}} = \frac{V_{\text{refp}} + V_{\text{refn}}}{2}$. The T&H circuit takes care that the common voltage of the T&H amplifier is equal to $V_{\text{ref cm}}$ and that $V_{\text{ext cm}}$ does not influence this common mode voltage. The clocks associated with the T&H and ADC are shown later in Fig. 10.10.

10.2.1 The T&H in Unipolar Mode

Consider first unipolar operation. $V_{\text{ext cm}}$ is connected to 0V to ensure that $V_{\text{inp}}$ and $V_{\text{inn}}$ are sampled directly with respect to the lowest expected input level, i.e. ground. Furthermore, $S_1$ connects to $V_{\text{refn}}$ during the hold time when $hld_{\text{clk}}$ is high, while $S_2$ connects to $V_{\text{refp}}$. Looking at the top half of the T&H of Fig. 10.8, when $smp_{\text{clk}}$ is high, $V_{\text{inp}}$ is sampled across $C_{1a}$ with respect to ground (0V). Similarly, $V_{\text{inn}}$ is sampled across $C_{1b}$ with respect to ground. The amplifier external nodes are reset to $V_{\text{ref cm}}$. Note, to ensure clean, non-signal dependent sampling of the analogue input signal, the following procedure needs to be followed. The switches

![Proposed configurable track-and-hold](image)

Fig. 10.8 Proposed configurable track-and-hold.
connected to $V_{extcm}$ must switch off before all the other switches. Furthermore, the input switches connected to $V_{in_p}$ and $V_{in_n}$ need to be relatively large to ensure a small resistance with low signal dependency. By switching off those switches connected to $V_{extcm}$ first, a high impedance path is created through the signal capacitors $C_{1a}$ and $C_{1b}$. In this way, most of the signal dependent charge of the large input switches returns to the relatively low impedance signal source.

After the following clock transition, when $hld_{clk}$ is high, $C_{1a}$ is placed across the amplifier such that, between $V_{out_p}$ and the negative input terminal of the amplifier, a potential is created of the full value of $V_{in_p}$ with respect to ground at the sampling instant (i.e. the instant when $smp_{clk_e}$ transitions from high to low). At the same time, $C_{1b}$ is switched such that that side of $C_{1b}$ which was connected to $V_{in_n}$ during sampling, is now connected to $V_{refn}$ during the hold time, while the other side of the capacitor is connected to the positive input of the amplifier. The net effect is to create a voltage at $V_{out_p}$ which is equal to $V_{in_p}$ at the sampling instant from which the common unwanted voltage $V_{in_n}$ has been stripped off. The maximum voltage that can appear on $V_{in_p}$ is the full value of $V_{refp}$, while the maximum voltage that can appear on $V_{in_n}$ is $V_{refn}$. The maximum difference voltage is therefore $V_{refp} - V_{refn}$, which is the full signal handling capability of the succeeding ADC. In the extreme case for example, with say $V_{refp} = V_{refn}$ set at 1V and $V_{refn}$ set at 0.5V, then 1.5V appears across $C_{1a}$, while the negative terminal of the amplifier is brought right down to 0V. Hence, $V_{out_p}$ is +1V with respect to $V_{refn}$. Similarly for the bottom half of the circuit, except that $C_{2b}$ now switches with respect to $V_{refp}$. So the bottom half of the circuit can also swing through the maximum signal range of $V_{refp} - V_{refn}$ but in anti-phase. In this way, a fully differential version of $V_{in_p}$, with the common signal $V_{in_n}$ removed, appears between the output terminals $V_{out_p}$ and $V_{out_n}$. Effectively, a single-ended to fully differential conversion of the wanted input signal has occurred and it is also shifted and placed neatly between $V_{refp}$ and $V_{refn}$. The signal $\{V_{out_p}, V_{out_n}\}$ can be further processed in the following ADC block as a fully differential signal.

### 10.2.2 The T&H in Bipolar and Differential Modes

Consider next bipolar operation, in which case both switches $S_1$ and $S_2$ connect to $V_{refcm}$. Here, $V_{extcm}$ should be chosen somewhere between $V_{refu}$ and $V_{refcm}$. For instance, as discussed in 10.1.3, if $V_{refp}$ is chosen as 1.5V and $V_{refn}$ is chosen as 0.5V, then $V_{extcm}$ can be somewhere between 0.5V and 1V. Similar design reasoning is applied to the choice of switch sizes and their relative clock phases as was explained for unipolar operation. Looking again at the top half of the T&H of Fig. 10.8: when $smp_{clk}$ is high, $V_{in_p}$ is sampled across $C_{1a}$ with respect to $V_{extcm}$, while $V_{in_n}$ is sampled across $C_{1b}$ with respect to $V_{extcm}$. At the same time, the inputs and output of the amplifier are reset to $V_{refcm}$. On the following period, when $hld_{clk}$ is high, $C_{1a}$ is placed across the amplifier, such that the difference between $V_{in_p}$ and $V_{refcm}$ appears between $V_{out_p}$ and the negative amplifier input terminal. Meanwhile, $C_{1b}$ is switched such that side of $C_{1b}$ which was connected to $V_{in_n}$ during sampling is connected to $V_{refcm}$, while the other side of the capacitor which was connected to $V_{refcm}$ is now connected to the positive input terminal of the amplifier. At the end of $hld_{clk}$, the positive output voltage becomes
10.3. Proposed Cyclic ADC based on New Concept

The bottom half of the T&H circuit operates in a similar manner, except that \( V_{in_p} \) and \( V_{in_n} \) are switched around, resulting in \( V_{out_n} = (V_{in_n} - V_{in_p}) + V_{refcm} \). The net effect is to create a fully differential version of \( \{V_{in_p} - V_{in_n}\} \) between the output terminals: \( \{V_{out_p}, V_{out_n}\} \). Inputs \( V_{in_p} \) and \( V_{in_n} \) can be mutually independent and vary anywhere between 0V and a maximum of \( \frac{V}{2} \). The T&H can also sample fully differential input signals in bipolar mode and process them such that they are placed neatly between \( V_{refp} \) and \( V_{refn} \) for further processing by a fully differential ADC. Thus the T&H can be used in communications signal processing applications. It can also be used to subsample RF signals which can then be processed at lower speed in the ADC.

10.2.3 T&H Summary

In summary, the proposed T&H accurately acquires the differential analogue input signal \( \{V_{in_p} - V_{in_n}\} \), while stripping off the input common mode level, level shifts it so that it is placed between 2 reference levels \( V_{refn} \) and \( V_{refp} \), and holds the output so that it can be further processed by the following ADC (for instance, a cyclic or pipelined ADC). The block is such that all the various modes of operation of an ADC (as described in 10.1.3) can be determined purely by the appropriate configuration of the T&H only. The subsequent ADC operates in exactly the same way, irrespective of the type of analogue input signal received via the T&H. The circuit is fully symmetrical but no common-mode feedback circuit is needed. The solution is compact and requires just a single transfer between input and output. It is fast with a feedback factor of nearly 1. The accuracy of the T&H function is independent of both the matching accuracy and linearity of the signal processing capacitors used.

10.3 Proposed Cyclic ADC based on New Concept

The detailed circuit realization of a cyclic ADC, based on the C+C concept presented in Chapter 9, is shown in Fig. 10.9. The waveforms governing the switching are shown in Fig. 10.10. All clocks are derived from \textit{mstr_clk} which is provided off chip. The circuit operates in a double sampling manner with clocks \textit{clk1} and \textit{clk2} together with their early versions. The start of, say, a 12-bit conversion is determined by \textit{ADC_clk} going high, at which point the differential output of the T&H is sampled on \textit{clk1} via \( V_{in_p}, V_{in_n} \) across \( C_{1_a} \) and \( C_{1_b} \) in series on the topside of the circuit, while it also sampled across \( C_{2_a} \) and \( C_{2_b} \) in series on the bottom side. At the same time, the T&H signal is fed into the 1.5-bit sub-ADC to obtain a coarse 2-bit representation of the input data which is fed into the DEC, which ultimately determines the MSB - see Fig. 10.1. Note that this read-in period overlaps with the read-out period of the last bit of the previous data word, i.e. the ADC is delivering the LSB of the previous analogue input sample while also reading in the next analogue sample for the following 12-bit conversion. In this way, a continuous conversion of the analogue input is obtained with no gaps, so that 12 cycles of the cyclic ADC produce 12 sequential bits and thus one data word. On ADC cycle 1, one \textit{mstr_clk} period after being read in, the input signal is multiplied by 2 and the sub-DAC output
Fig. 10.9 Realization of cyclic ADC block based on C+C method.
10.3. Proposed Cyclic ADC based on New Concept

Fig. 10.10 Relative clock timings for ADC and T&H.
is subtracted off. The value of the sub-DAC output depends on what part of the voltage range \( V_{refn} \) to \( V_{refp} \) the input signal falls in to - see sections 8.1.1 and 9.4. The resulting output voltage across both amplifiers is then sampled by \( C_{3u} \) and \( C_{3b} \) in series, as well as \( C_{4u} \) and \( C_{4b} \) in series. This voltage is again fed to the sub_ADC to determine the MSB-1. For the 11 cycles following acquisition of the T&H input signal, \( ADC_{clk} \) is low and \( ADC_{clk\_n} \) is high so that the differential output of the amplifiers is used as input for each following cycle or bit trial of the ADC. The last bit is determined absolutely and instantly with a 1-bit flash. A coarse 2-bit representation of the input signal per cycle is sent to the digital error correction (8.1.2) for decoding. There is no extra latency in this ADC so that, say for 12-b operation, each conversion of a sampled analogue input takes 12 clock cycles from MSB to LSB (1 clock delay for the T&H and 11 for the ADC). At the end of the complete conversion cycle, a data ready signal (\( drdy \)) goes high, so that 12-bit parallel data (\( N \)-data) is ready to be accessed by a data bus during any of the 12 ADC bit trials of the following sample conversion.

### 10.4 Proposed Single-ended OTA with High CMRR

A high common-mode rejection ratio (CMRR) single-ended current-mirror OTA employing a novel current common-mode feedback (CMFB) is proposed here [P.9], [P.28]. The OTA input/output common mode range, die area, power and slewing are not affected by the addition of the CMFB circuit. However, the settling speed is reduced by 5-20\%. The current CMFB boosts the OTA CMRR by a factor of 30 while allowing integration of conventional OTA improvements. A unified approach relating the CMRR and transistor mismatches is proposed. The OTA was manufactured in a standard 0.25\( \mu \)m CMOS process as a precision functional block of the 12-bit algorithmic ADC and T&H.

#### 10.4.1 The CMFB Requirement in Single-ended OTAs

The 12-bit differential algorithmic ADC that is at the core of this work cannot be implemented using differential OTAs. Instead, the ADC requires single-ended large input/output dynamic range OTAs with at least 78dB CMRR and open loop gain. Single-stage OTAs are power efficient for high speed applications. The three primary OTA configurations, namely the telescopic, current mirror and folded cascode topologies were examined in detail in Chapter 4. The current mirror OTA provides a larger input/output dynamic range as compared to the telescopic OTA and, by means of the current mirror ratio, allows an efficient trade-off of power vs. speed which is not the case for the folded cascode OTA. A class A OTA with no push-pull action is preferred because it consumes a constant current and hence causes a minimum power supply noise. Based on these considerations a single-ended class A current mirror OTA with no push-pull action is chosen for the ADC and T&H designs.

Contrary to the fully differential OTA, the single ended current mirror OTA does not have inherent first order cancellation of common mode signals [36]. A mechanism is required to guarantee the accurate tracking of the output common-mode level with respect to the input common-mode level. Thus while the 78dB open loop gain can be achieved using standard
10.4. Proposed Single-ended OTA with High CMRR

design techniques, the targeted high CMRR is a design challenge that will be dealt with in this section.

Static CMRR for the conventional single ended current mirror OTA, depicted in Fig. 10.11, is given by:

\[
CMRR = g_m \cdot R_t, \tag{10.1}
\]

where \( g_m \) is the transconductance of the differential pair transistor M1 or M2 and \( R_t \) is the impedance of the tail current source (\( r_{ds} \) for M5). Transistor non-idealities and mismatches produce an additional yet less significant contribution to the CMRR. The value of \( g_m \) is usually fixed for the design computed to obtain a stable operation of the single-stage OTA for a nominal (minimum) capacitive load. On the other hand, the impedance of the differential pair tail current source can be increased using, for example, transistor cascoding, gain boosting [43] or replica-tail feedback [35]. Transistor cascoding reduces the input dynamic range and adds an extra pole and zero to the common mode gain transfer function. Gain boosting requires cascoding of the tail current source: while it improves the input dynamic range of the OTA, it reduces the common mode settling speed. Replica-tail feedback similarly improves input dynamic range but is sensitive to transistor mismatch.

Rail-to-rail OTA input stages employing both N- and P- differential pair transistors are not well suited for the high CMRR OTAs, both single-ended and differential, mainly because of the difference of the input offsets for the corresponding differential pairs [112]. This differential pair input offset difference cannot be reduced by any other means except by increasing the size of the differential pair transistors. As a result either the power consumption increases or the frequency response of the OTA deteriorates.

A new method is proposed here for improving the CMRR of the current mirror OTA. This method does not compromise power, slewing, die area and dynamic range of the OTA while the settling speed by is reduced by only 5-20% depending on the design. The proposed technique does not affect \( g_m \) or \( R_t \) in (10.1) and hence can be used in conjunction with cascod-
ing or impedance boosting of the tail current source to get an even higher CMRR. The proposed technique is explained in the following sub-section.

### 10.4.2 A New Current CMFB for the Single-ended Current Mirror OTA

In order to demonstrate the efficiency of the proposed current CMFB technique, the performance of the standard OTA in Fig. 10.11 is first discussed and then a new OTA employing the current CMFB is introduced. Performance of both OTAs is then compared.

Without loss of generality, assume that the standard OTA employs a 1:1 current mirror ratio (M4 equals M7). This ratio is common for high frequency OTAs with the first non-dominant pole being given approximately by the current mirror pole:

\[
\omega_p = \frac{g_{m4}}{C_{gs4}+C_{gs7}+C_{gd7}+C_{gd2}+C_{d4}+C_{d2}},
\]

where \( C_{gs}, C_{gd} \) and \( C_d \) are the gate-source (gate-oxide and overlap), gate-drain (overlap) and drain (diffusion) capacitance respectively and the index refers to the corresponding transistor. Note that the Miller effect for \( C_{gd7} \) in (10.2) is not included because M7 is cascoded in practically all such OTAs to achieve high gain (e.g. final realization).

Denote the current through M6 (Fig. 10.11) by \( I_0 \). \( I_0 \) is also the maximum output current of the OTA that determines the slewing speed \( I_0/C_L \), where \( C_L \) is an OTA load capacitance including output parasitics. Since the OTA current mirror ratio is 1:1, the current through M5 is given by 2\( I_0 \). Thus the quiescent current of the OTA in Fig. 10.11 is 3\( I_0 \) and the maximum output current is 33% of the quiescent current.

The unwanted common-mode gain of the single-ended OTA in Fig. 10.11 arises due to the finite impedance of the tail current source M5. The input common mode level of the OTA modulates the voltage across the tail current source resulting in current variation through the differential pair transistors M1 and M2. This current variation is mirrored via M4 and M7 into the output of the OTA which is high impedance. If the output impedance of the OTA is \( R_{out} \), then the differential and common mode gains \( K_{diff} \) and \( K_{cm} \) are given by:

\[
K_{diff} = \frac{g_m R_{out}}{2}, \quad K_{cm} = \frac{R_{out}}{2R_i}.
\]

Recall that \( CMRR = K_{diff}/K_{cm} \) gives (10.1). Making the current through M4 insensitive to the current variations of the tail current source M5 suggests a novel approach to boosting the CMRR.

A basic current mirror OTA employing a proposed current CMFB (Fig. 10.12) allows a significant improvement in CMRR. The tail current source M5 is now \( I_0 \) as opposed to 2\( I_0 \) for the OTA in Fig. 10.11. Therefore the widths for M4 and M7 are scaled as 1:2. M1 and M2 are designed to have the same \( g_m \) as in Fig. 10.11. An additional current branch with a fixed current \( I_0 \) is biased via M10. Transistors M8 and M9 employ the current CMFB. For the purpose of correct operation of the CMFB, transistors M3,M4,M8 and M9 are matched.

The operation of the circuit is as follows. Assume that initially the currents through M10, M5 and M6 are as depicted in Fig. 10.12. Hence, the currents through M8,M9,M3,M4 are
10.4. Proposed Single-ended OTA with High CMRR

given by $I_0/2$. Due to the symmetry of the circuit, no current flows from node A to node B. Now consider a small current change via M5 (due to a common mode level change of the inputs of the OTA) to give $I_0 + \delta I_0$. This current splits equally between differential pair transistors M1 and M2 to give $I_0/2 + \delta I_0/2$ for each transistor. The current through M1 is further carried by a 1:1 current mirror (M3,M9) to give $I_0/2 + \delta I_0/2$ via M9. Recall that transistors M2 and M9 experience an equal current change of $\delta I_0/2$. Transistors M4 and M8 are in a MOS diode configuration connected to nodes A and B respectively. To prove that the currents through M4 and M8 does not change it is sufficient to state that injecting a current into node A and sinking the same current out of node B (which is physically the same metal connection) does not violate the DC operating point (voltage) of both nodes A and B. To help understand the circuit operation, the path of the common mode level dependent current $\delta I_0$ is depicted in Fig. 10.12 using dashed lines.

To prove that the proposed CMFB does not affect differential signals, one needs to demonstrate that there is no signal dependent current flowing between nodes A and B Fig. 10.12. Since the OTA differential input signal does not modulate the tail current voltage source, the sum of the two currents generated by M10 and M5 is also signal independent and given by $2I_0$. By design, the sum of currents through M3 and M4 is equal to the sum of currents through M8 and M9. Since M3,M4,M8 and M9 provide the only path for the current generated by M5 and M10, a signal independent current $2I_0$ is split equally between pairs of transistors M8,M9 and M3,M4. Transistor M10 injects a fixed current into node B, while transistors M8 and M9 sink a signal independent current out of node B. This implies that there is no signal dependent current flowing between nodes A and B.

The above analysis omits first order small effects such as the finite output impedance of the current mirror M3,M9. This simplification does not affect the analysis of the differential signal OTA response. However, the first order small effects are significant in analysis of the common mode signal OTA response and, in fact, determine the CMRR. An analytical expres-
sion for the CMRR of the OTA in Fig. 10.12 is bulky but yet can be well approximated by:

\[
CMRR = g_m \cdot R_i \cdot 2 \cdot g_m 4 \cdot \frac{r_{ds2} r_{ds4}}{r_{ds2} + r_{ds4}}. \tag{10.4}
\]

Comparing (10.4) with (10.1) reveals an improvement in CMRR by a factor of:

\[
K_{\text{impr}} = 2 \cdot g_m 4 \cdot \frac{r_{ds2} r_{ds4}}{r_{ds2} + r_{ds4}}. \tag{10.5}
\]

In a standard CMOS 0.25\( \mu \)m process, this factor is of the order of 30 for minimum length transistors. Since \( R_i \) is doubled and \( g_m \) is not modified for the OTA in Fig. 10.12, another improvement in CMRR by a factor of 2 is obtained (not reflected in (10.5)).

The OTAs in Fig. 10.11 and Fig. 10.12 consume the same power, providing maximum 33% of the quiescent current to the load. The OTAs have identical input/output dynamic range and occupy approximately the same area. Indeed, M3,M4,M8,M9 and M5,M10 of the OTA in Fig. 10.12 are half the size of M3,M4 and M5 of the OTA in Fig. 10.11, respectively. It is not so obvious that the first non-dominant poles are close to each other for both OTAs. Indeed, despite transistors M4 and M7 being scaled as 1:2 (Fig. 10.12) they are a part of the current mirror M4,M7,M8 with 1:1 current ratio. The pole of the current mirror M4,M7,M8 is about 5-20% lower than (10.2) due to additional parasitic diffusion and overlap capacitance of M9 and M10. The relative contribution of M9 and M10 to the current mirror pole is reduced when the gain of the current mirror is increased.

If the CMRR improvement factor (10.5) is not sufficient, an enhanced version of the circuit in Fig. 10.13 can be used. Two amplifiers in the circuit of Fig. 10.13 boost the transconductance of M3 and M4. If the gain of these amplifiers is \( K_{\text{amp}} \), then the CMRR improvement factor (10.5) becomes:

\[
K_{\text{impr}} = 2 \cdot K_{\text{amp}} \cdot g_m 4 \cdot \frac{r_{ds2} r_{ds4}}{r_{ds2} + r_{ds4}}. \tag{10.6}
\]
10.4. Proposed Single-ended OTA with High CMRR

Thus the proposed CMFB can be used to boost the CMRR of the OTA to such an extent that other factors such as transistor mismatch limit the performance of the OTA.

10.4.3 Influence of Differential Transistor Mismatch on the OTA CMRR

Consider differential transistors M1 and M2 as depicted in Fig. 10.14. Vx1 and Vx2 are ideal voltage sources, while current source Ix1 has infinite impedance $R_i = \infty$. Without loss of generality, assume that the differential stage of Fig. 10.14 is incorporated into the OTA and that the current of Vx2 is further mirrored into the high output impedance of the OTA. Since the output impedance of the OTA makes an equal contribution to both the common-mode and differential-mode gains of the OTA (10.3), it can be excluded from the CMRR analysis. If M1 and M2 are matched, then according to (10.1), the CMRR of the idealized OTA is infinitely large $CMRR = \infty$.

Assume now that M1 and M2 are mismatched and characterized by $g_{m1}, r_{ds1}$ and $g_{m2}, r_{ds2}$. Simple arithmetic calculations show that the idealized OTA now has a finite CMRR given by:

$$CMRR_{ mismatch} = \frac{g_{m1}r_{ds1}g_{m2}r_{ds2}}{g_{m1}r_{ds1}g_{m2}r_{ds2}}. \quad (10.7)$$

The numerator in (10.7) is a PMOST gain product for M1 and M2 and the denominator represents a $3\sigma$ gain mismatch. Experimental measurements conducted at Xilinx Laboratory, San Jose, confirmed a 62dB large-swing CMRR upper bound for the p-channel differential transistor pair using matched L=$0.5\ \mu m$, W=$10\ \mu m$ MOSTs and biased at $V_{on}=0.15V$.

The approach taken here and the ensuing equation (10.7) is new and gives an incisive view to quantifying CMRR. It suggests a unified approach that relates all transistor mismatches in an OTA, be it single-ended or differential, to the OTA CMRR. Indeed, mismatch of transistors (other than M1 and M2) in the OTA cause a DC operating point variation for M1 and M2 which in turn affects $g_{m1}, r_{ds1}$ and $g_{m2}, r_{ds2}$. It is worth mentioning that the gain mis-
match is a convenient term for explanation of (10.7), yet one should remember that commonly used $V_t$ mismatch, $g_m$ mismatch and gain mismatch are not uncorrelated [113].

10.4.4 Experimental Verification

A schematic of the implemented OTA is shown in Fig. 10.15. This OTA was fabricated in a standard 0.25 $\mu$m UMC process as a precision building block of the 12-bit algorithmic ADC and accompanying T&H. The OTA is not accessible for direct measurements. Instead the lower bound for the OTA DC gain and CMRR can be obtained indirectly using the ADC measurements. The contribution of the OTA finite DC gain and CMRR into the INL of the fabricated ADC is given by:

$$INL = 2^N \cdot \left( \frac{1}{Gain} + \frac{1}{2CMRR} \right),$$

where $N=12$ is the number of bits or resolution of the ADC. The linearity test of the ADC demonstrated a 0.8 LSB INL at 12-bit level, discussed in section 10.6. Such performance is only possible if both the OTA DC gain and CMRR are greater than 78dB. Thus the target specifications of the OTA are validated and the operation of the current CMFB is confirmed.

The proposed current CMFB allows boosting CMRR of the single-ended current mirror OTA until other performance limiting factors such as a transistor mismatch become dominant. The current CMFB does not affect the OTA power dissipation, slewing, die area and dynamic range yet reduces the settling speed by 5%-20%.
10.5 Low-Reference Comparator

The circuit diagram of the dynamic comparator used in the ADC is shown in Fig. 10.16 - it contains only 10 transistors stacked 3 high. It is optimized for a low reference range by way of the PMOS input stages so as to enable fast switching at low level input voltages. Initially, the comparator is held in reset by keeping the Clk signal high. When Clk goes low, the comparator latches in a very short time. The direction and speed of latching for the differential output is determined by the resistive imbalance of triode-region PMOSTs $M_7$ and $M_9$ in comparison to $M_8$ and $M_{10}$ (assuming no further nominal mismatch of the left and right hand sides of the circuit). With signal input PMOSTs $M_7$ and $M_9$ having aspect ratio $W_1/L_1$ and reference input PMOSTs $M_8$ and $M_{10}$ with $W_2/L_2$, the threshold voltage at which the comparator flips is obtained for when the parallel resistance of $M_7$ and $M_9$ becomes equal to that of $M_8$ and $M_{10}$, i.e.

$$
\frac{W_1}{L_1}(V_{in_p} - V_{in_n}) = \frac{W_2}{L_2}(V_{ref_p} - V_{ref_n}),
$$

(10.9)

which for equal gate lengths reduces to:

$$
\left(\frac{V_{in_p} - V_{in_n}}{V_{threshold}}\right) = \frac{W_2}{W_1}(V_{ref_p} - V_{ref_n}).
$$

(10.10)

In this design, $V_{refp}$ and $V_{refn}$ are chosen as 1.4V and 0.4V, respectively. The comparator thresholds only need to be accurate to within $\pm 125\text{mV}$ of their nominal values, assuming no other analogue offsets in the ADC. Here, they were designed with a maximum $3\sigma$ offset of 100mV across corners. This meant very small transistor sizes could be chosen, namely $M_7$ and $M_9$ with 4/0.6 and $M_8$ and $M_{10}$ with $4 \times 4/0.6$. The average power dissipation is only 250 $\mu$W per comparator from a 2V supply at a 40MHz clock rate.

![Dynamic comparator for operation with low supply and low references.](image-url)
10.6 Cyclic ADC Fabrication and Measurement Results

The ADC, including all the circuits presented in the previous sub-sections, was prototyped in a standard 0.25μm CMOS process. A picture of the die showing the partitioning of the blocks can be seen in Fig. 10.17.

The 8 ADC sample capacitors and 4 T&H capacitors are each 2pF and composed of inter-digitated metal-metal capacitors. Metal layers M1, M2, M3 form the main active capacitance, being laid out in thin strips to create well coupled inter-digitated bottom and top plates. N-well, Poly and M4 are used for shielding.

The circuit works to full specification off a 2V supply. The amplifier DC gain and CMRR were simulated to be above 78dB across process and temperature corners, which is sufficient for this embedded 12-bit application. The parasitic input capacitance $C_{par}$ of section 9.5 is given approximately by the gate-drain overlap capacitance of one transistor (36fF) of the input differential pair together with the wiring capacitance at its gate (20fF). Hence, $C_{par}$ is given by $2/2 \times 0.056 \approx 17$ which equates to about 4 bits improved accuracy (linearity) over previous charge transfer approaches. In this design, $V_{refp}$ and $V_{refn}$ were created as 0.4V and 1.4V, respectively. This equates to about $2 \cdot (V_{on} + V_{marg in})$ above ground for the NMOS side and $3 \cdot (V_{on} + V_{marg in})$ below the supply for the PMOS side of the amplifier.

Detailed measurements were carried out on 40 samples. The complete ADC with DEC, clocks and comparators occupy 0.15mm$^2$ - Fig. 10.17. The total power consumption including digital circuitry is 5.5mW. Typical DNL and INL plots are presented in Fig. 10.18(a) and (b). DNL of less than 0.25 LSBs and INL of less than 0.8 LSBs at 12-bit level are achieved. The THD and SNR are shown as functions of the sampling frequency in Fig. 10.19(a), while a typical FFT spectral density plot is shown in Fig. 10.19(b) for a 200kHz 1V$_{pp}$ input signal. The
THD at 1MS/s was measured to be 77dBJ. The SNR was 64.5dB which is, in fact, what is expected for this design. Since the noise power of the \( C + C \) concept is about half that of the standard \( C \rightarrow C \) implementation, the required \( C \) to achieve 12-bit noise performance of the algorithmic ADC is (see section 8.2.3.2):

\[
C \geq \frac{\sqrt{R}}{2} \cdot 45 \cdot kT \cdot \frac{2^N}{F_{S^2}},
\]

(10.11)

where \( R \) is the number of rotations. Here \( R=11 \), since the final bit is absolutely and instantly determined by a flash stage straight after the final bit trial. Based on noise considerations only, \( C \) would be 5pF for 12-bit SNR. In our case, we chose \( C=2pF \), to give an SNR of over 64dBJ which compares correctly with measurements. The T&H, biasing circuits and clocking produce a small amount of noise which add a few tenths of a dB to the overall noise. In the embedded implementation, digital noise post-filtering is used to effectively increase the SNR. Capacitor area dominates the total die area, as can be seen from the die of Fig. 10.17. We know from capacitor matching considerations that using 2pF capacitors yields about 14-bits linearity for the \( C+C \) type ADC proposal of this thesis - see section 9.5. Thus these capacitors are sufficient for this application. Fig. 10.22 and Fig. 10.23 show the output of Labview GUIs [115] written to acquire and process the ADC data.
At the time of writing, this 12-bit ADC has been embedded in a large scale digital VLSI application using the most modern 65nm CMOS process. The block diagram of this application was discussed in section 10.1.2. The infra-red micrograph of a back-planed flip-chip die is shown in Fig. 10.20. It includes a SC reference circuit for generating $V_{refp}$ and $V_{refn}$ on chip and is accurate to 12-bits across PVT. The circuits have been created using 0.25 µm thick-oxide MOSTs which are required for chip I/O interfacing to the 65nm 1V digital VLSI. Here, the ADC area is considerably smaller than the 0.25 µm test-chip prototype at only 0.04 mm$^2$, while the power is 1/3 lower at 3.7 mW for the same dynamic performance. The reduction in area is achieved mainly due to the shrinkage of the capacitors and interconnect in going from 250nm down to 65nm, while the power reduction is achieved mainly due to the reduced parasitic capacitor loading. A SEM image of the back-milled cross-section of one of the capacitors is shown in Fig. 10.21. The layers of filamented metal used to compose the capacitor are clearly visible which create a very high specific capacitance in 65nm. Finally, the main ADC performance parameters are summarized in Table 10.1.

Fig. 10.19 Measured ADC dynamic performance with (a) THD and SNR and (b) an FFT of digitized output.
10.6. Cyclic ADC Fabrication and Measurement Results

Fig. 10.20  Micrograph of 65nm flip-chip showing ADC, T&H and reference generator in an embedded VLSI application.

Fig. 10.21  Back-side SEM image of the milled cross-section of a metal finger capacitor revealing the filamented layers used.
Fig. 10.22  Graphical output of written LabView program to measure ADC Linearity.

Fig. 10.23  Graphical output of written LabView program for ADC dynamic testing.
10.7 Pipelined ADC Design

The proposed C+C concept of Chapter 9 has also been implemented as a fully differential pipelined ADC in a 0.25μm baseline CMOS process, based on the circuit realization discussed for the cyclic ADC in section 10.3. The design is optimized according to the guiding principles espoused in section 8.3. Two versions of the pipeline have been implemented to test out the intrinsic performance of the new architecture in terms of speed and accuracy. The first pipeline is a high-speed, medium accuracy ADC (designed for 10-bit resolution and 120MS/s), while the second pipeline is a high-resolution, medium speed ADC (14-bit resolution and 25MS/s).

For the 10-bit ADC, there is a fast acquisition T&H followed by a first stage, each with 0.5pF capacitors. The capacitors, switches and amplifiers of the first 4 stages are scaled with a scaling ratio of 0.58 after which no scaling is used. In the 14-bit ADC, there is neither a T&H nor multi-bit front-end needed, since the intrinsic accuracy of the C+C technique guarantees 14-bits performance. The first and second stages has 2pF capacitors. The first stage has been modified to ensure accurate acquisition of the analogue input signal. There is capacitor and amplifier scaling of 0.58 down to the sixth stage with the last 8 stages all being the same. The final stage is just a 1-bit flash. The 14-bit ADC also uses gate voltage boosted bootstrapped switches [114] in the first 4 stages in order to reduce distortion due to signal dependent switch resistance to below the 14-bit level. The progression of scaled stages can be clearly seen in the layout of the 14-bit ADC of Fig. 10.24.

Simulation results of the frequency response of the 10-bit and 14-bit pipelined ADCs are shown in Fig. 10.25 and Fig. 10.26, respectively. Extracted values of all the important nets,

---

**Table 10.1 Cyclic ADC Measurements**

<table>
<thead>
<tr>
<th>Technology</th>
<th>0.25μm baseline CMOS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Resolution (1V_p-p input)</td>
<td>12-bits</td>
</tr>
<tr>
<td>Conversion Rate</td>
<td>3.3MS/s with 40MHz clock</td>
</tr>
<tr>
<td>Clock cycles for 12 bits</td>
<td>12 - no latency</td>
</tr>
<tr>
<td>Active area</td>
<td>0.15mm^2 (0.04mm^2 in 65nm)</td>
</tr>
<tr>
<td>Power</td>
<td>5.5mW (3.7mW in 65nm)</td>
</tr>
<tr>
<td>DNL at 12-b</td>
<td>&lt; 0.25 LSBs</td>
</tr>
<tr>
<td>INL at 12-b</td>
<td>&lt; 0.8 LSBs</td>
</tr>
<tr>
<td>THD at 1MS/s</td>
<td>77dB</td>
</tr>
<tr>
<td>SNR at 1MS/s</td>
<td>64.5dB</td>
</tr>
<tr>
<td>SFDR at 1MS/s</td>
<td>80dB</td>
</tr>
<tr>
<td>FOM_{power}</td>
<td>1.2pJ/conv (0.8pJ/conv in 65nm)</td>
</tr>
<tr>
<td>FOM_{area}</td>
<td>31nm^2/conv-Hz (9nm^2/conv in 65nm)</td>
</tr>
</tbody>
</table>
including power supplies, are used in the circuit simulations. For the 10-bit ADC, an input frequency just beyond the Nyquist interval of 60MHz produces distortion of less than -72dB with respect to the input level. On the other hand, the 14-bit ADC response for an input frequency just beyond its Nyquist interval of 12.5MHz creates distortion of less than -86dB.

The power consumption of the 14-bit, 25MS/s ADC is only 11mW from a 2.5V supply. It has an SNR of 74dB which is sufficient for 14-bit linearity signal-chain ADCs, as discussed in section 10.1.1. It occupies 1mm$^2$ in 0.25µm CMOS. The definitions for the ADC FOMs were presented in section 7.7.3. For the 14-bit design, $FOM_{power}=0.15$µJ/conversion, while $FOM_{area}=8.5$nm$^2$/conversion-Hz, assuming 12 effective bits. The very low power and small die area are due to the fact that no power hungry, large area calibration is needed; instead, the achieved accuracy is intrinsic to the C+C architecture and guaranteed by design. The efficiencies of the proposed ADCs based on the C+C concept are benchmarked in the comparative FOM plot of Fig. 10.27 against key published ADC designs from 2000 onwards. The cyclic ADC power and area efficiency represents a big step forward for this type of ADC, while the pipelined ADC improves a lot on previous state of the art ADCs by exploiting the inherent power efficiency of pipelines and the intrinsic accuracy of the C+C concept.

10.8 Conclusions

This chapter explored a number of novel circuits that were developed as part of this research into high-accuracy switched capacitor design. These include a T&H, ADC and high-CMRR single-ended OTA. The T&H is a key block for both high-accuracy measurement applications
Fig. 10.25 *DFT of post-layout simulated 10-bit pipelined ADC output:*

\[ f_{\text{sample}} = 120\text{MHz} \text{ and } f_{\text{in}} = 63.75\text{MHz}. \]

Fig. 10.26 *DFT of post-layout simulated 14-bit pipelined ADC output:*

\[ f_{\text{sample}} = 25\text{MHz} \text{ and } f_{\text{in}} = 12.9\text{MHz}. \]
and high-speed communications applications. The design of a flexible and robust T&H was demonstrated here which can process a number of different types of analogue input signals while always delivering a level shifted fully differential sampled data signal to the ADC. The ADC is kept oblivious to the type of analogue input signal received. The new ADC architecture based on the $C+C$ concept of Chapter 9 with floating-hold buffers has also been validated here. Essentially 4 properties of the new circuit have been demonstrated to a high level, namely accuracy, speed, small die area and robustness when integrated in digital VLSI. A new CMFB circuit was demonstrated which boosts the CMRR of single-ended amplifiers (needed for the implementation of the T&H and ADC) to the extent that their performance become determined by other factors like transistor matching such as in fully differential amplifier structures.

Within the die area allocated to this work for an embedded measurement application, 12-bit accuracy has been achieved for a cyclic ADC at 3.3MS/s using uncharacterized inter-digitated metal-metal capacitors and neither trimming nor calibration was needed. Similarly, based on the new circuit techniques, a 120MS/s 10-bit pipelined ADC and 25MS/s 14-bit pipelined ADC have been laid out and simulated for a 0.25$\mu$m CMOS process. These ADCs are suitable for embedding in CMOS digital VLSI and will scale easily with the process without the need for special analogue characterization or process options. Power and Area $FOM$s are well below those of previously published ADCs.

**Fig. 10.27** *Performance comparison of ADCs based on recent key publications.*
CHAPTER 11

MAIN CONCLUSIONS

Switched capacitor (SC) techniques are well proven to be excellent candidates for implementing critical analogue functions with high accuracy, surpassing other analogue techniques when embedded in mixed-signal CMOS VLSI. The core structures for implementing SC functional blocks have not changed much down the years, with more emphasis being placed on achieving functionality at lower supply voltages (e.g. through using lower accuracy switched opamp techniques) than purely on achieving higher accuracy per se.

To this end, this thesis set out to explore and analyse novel SC techniques which are fundamentally more accurate than heretofore. The main theme of the thesis is the achievement of higher accuracy at circuit block level beyond the accuracy achievable due to component matching alone without having to resort to trimming or digital calibration. Two areas, which comprise the majority of SC applications, have been explored for exploitation of the proposed techniques, namely SC filters and algorithmic ADCs, both cyclic and pipelined. Furthermore, efficient system level procedures are explored in both these areas.

Practically all the power in SC circuits is dissipated in the amplifier. A strategy is proposed in Chapter 3 which is geared towards optimizing amplifier design specifically for sampled data applications. Single-stage amplifiers are especially suitable for use in SC circuits because they are genuinely high-bandwidth load-compensated amplifiers which have predictable settling performance across PVT with very high power efficiency. Unfortunately, their signal range is very limited, especially for those applications that require equal input and output common-mode reference levels. In Chapter 4, a suitable single-stage alternative is proposed based on the DITO which has dual inputs via complementary PMOS and NMOS differential pairs, high signal range for equal input and output reference levels and yet double the power efficiency of the standard telescopic OTA. It achieves this by exploiting the inherent level shift properties of the switching signal capacitors. These structures are applied successfully for the implementation of power efficient large signal range SC filters.

Standard SC charge transfer (QT) circuit techniques are primarily limited in accuracy by a) capacitor matching and b) the accuracy with which a differential amplifier can squeeze charge from signal capacitors connected to its input and the feedback capacitor. The proposed
delta-charge flow techniques ($\delta-Q$) distinguish themselves as follows:

1) When needed (e.g. filter design, section 2.2.2), primary signal charge transport occurs via passive charge redistribution between signal capacitors without the aid of an active element, namely an amplifier;

2) Secondary charge transport ($\delta Q$) via the amplifier virtual earth node is only to compensate for charge imbalance caused by the presence of unavoidable parasitic capacitors at the signal capacitors top and bottom plates and amplifier input terminals.

3) Amplifier is used primarily to provide a buffered output signal commensurate to the voltage spanning some combination of signal capacitors.

Methodologies based on orthogonal design procedures are proposed at system level for implementing SC circuits in such a way that circuit imperfections due to mismatch and noise neither affect the accuracy nor the integrity of the system transfer function. Applications are to be found using orthogonal-hardware-modulation in the context of high-selectivity SC filters in Chapter 5 and the C+C concept to replace the popular “multiplying” DACs (MDACs) found in algorithmic type ADCs in Chapter 9.

With the theory developed for SC filters in Chapter 5, low power and very accurate integrated CMOS filters are developed in Chapter 6. For instance, a critical selectivity filter for full scale analogue video is created with a dynamic range of 79dB for a supply voltage of 5V but 6V$_{pp}$ signal range. A 6$^{th}$ order CMOS bandpass filter, including gain control, for the purpose of replacing a ceramic filter in a 10.7MHz FM radio, is implemented successfully. The achieved dynamic range of 61dB for a 3V supply is not yet good enough though for implementing a one-to-one replacement.

From Chapter 7 onwards, the focus of attention of the thesis shifts to how SC circuits can be used to implement algorithmic ADCs more accurately than previously possible without resorting to trimming and calibration. It is demonstrated that familiarity with the unique effects specific errors have on the ADC characteristics can be a useful means for debugging hardware issues after ADC fabrication. It is proven how the capacitor matching requirement can be reduced in high-resolution pipelined ADCs through judicious application of a multi-bit front-end with a scaled back-end. For instance, a multi-bit front-end should only be used if the accuracy can’t be achieved with a 2-bit stage alone (1-bit effective). The function of the multi-bit front-end is to translate the ADC accuracy requirement down to the level of the achievable accuracy of the first 2-bit stage.

The floating-hold-buffer is proposed in Chapter 9 as the means for implementing the C+C concept for algorithmic ADCs. With this novel structure, it is demonstrated that an extra 4 bits un-calibrated accuracy (linearity) is possible over previous MDAC conversion stages. The accuracies achieved through implementations on silicon are presented in Chapter 10, not just in 250nm CMOS but in a mixed-signal 65nm chip through use of the thick-oxide option. With the latter, the FOMpower (0.8pJ/conv) is better than previous algorithmic ADCs, while the FOMarea (9nm$^2$/conv-Hz) is orders of magnitude better than previously published.
ORIGINAL CONTRIBUTIONS

- A black-box analysis of amplifier design is presented, which is geared specifically towards SC applications. The design procedure accounts for small-signal and large-signal effects to come to an optimal result.

- Dual-input telescopic OTAs are proposed for different applications in the video and radio domains which have improved GBW and signal-handling compared to standard telescopic OTAs.

- Orthogonal hardware modulation is used in conjunction with N-path filtering as a means of preventing pattern noise while achieving very high accuracy in SC bandpass filters.

- SC delta-charge-redistribution ($\delta$-QR) stages are proposed as an alternative to the ubiquitous SC charge transfer stages for the more accurate implementation of SC filters. Three unique implementations of $\delta$-QR SC bandpass filter are critically analyzed.

- A methodology is presented for accurate and clear analysis of the SC biquad filter. It includes the effects of gain and phase errors caused by amplifier non-idealities and the presence of parasitic capacitors.

- A black-box model for ADC operation is presented which includes a more realistic quantization noise model, a simplified model for the spectral content of the quantized error signal, as well as minimum theoretical and practical power limits.

- A lumped error model is developed to account for static and dynamic errors arising from hardware imperfections in cyclic and pipelined ADCs.

- An error analysis is presented to aid the design of the multi-bit front-end stage of a pipelined ADC. It is demonstrated and quantified how the capacitor matching requirement can be reduced in a high-resolution pipelined ADC through the judicious application of a multi-bit front-end.

- A novel implementation of the 1.5-bit ADC stage for use in cyclic and pipelined ADCs is presented. Voltage multiplication is replaced by accurate addition (the $C + C$ concept) and a floating-hold-buffer is proposed for its implementation. The accuracy of the ADC
employing the new circuitry is less sensitive to the matching accuracy and linearity of the sampling capacitors compared to previous circuit techniques presented in the literature.

- The design of a flexible and robust T&H, based on the floating-hold-buffer, is demonstrated which can combine all the functions of a) single-ended to differential conversion, b) processing unipolar signals, c) processing bipolar signals, and d) processing fully-differential signals. Irrespective of input signal type, it delivers a fully-differential sampled-data signal within the correct full scale range of the following algorithmic ADC block and which is set at the correct common-mode level for the ADC to operate optimally.

- A high CMRR single-ended current-mirror OTA employing a novel current CMFB is proposed. The current CMFB boosts the OTA CMRR by a factor of 30 while allowing integration of conventional OTA improvements. A unified approach relating the CMRR and transistor mismatches is presented.
LIST OF PUBLICATIONS AND PATENTS

Publications


**List of Publications and Patents**

**Patents**


BIBLIOGRAPHY


[9] Private communication, Xilinx marketing.


244 Bibliography


[60] T. Salo, S. Lindfors, K. Halonen, "A Double-Sampling SC-Resonator for Low Volt-


SUMMARY

In this thesis, switched-capacitor (SC) techniques are proposed which allow the attainment of higher intrinsic analogue accuracies than previously possible in such application areas as analogue filter and analogue-to-digital converter (ADC) design. The design philosophy is to create the required functionality without relying on trimming or digital calibration means but instead to develop methods which have reduced dependence on both component matching (especially capacitor matching) and parasitic effects (especially parasitic capacitance).

At a system level, orthogonal design procedures are employed which ensure that artefacts due to expected circuit imperfections are avoided in the system transfer function. For instance, in SC filter design, orthogonal-hardware-modulation helps alleviate the effects of $N$-path mismatch through the introduction of an extra degree of freedom, where the number of hardware paths $N$ (hardware modulation) is decoupled from the functional modulation factor $n$, as introduced by the transformation $z \rightarrow z^n$. In algorithmic ADC design, both cyclic and pipelined, conventional techniques make use of multiplying digital-to-analogue converters (MDACs) which require SC circuits with accurate capacitor ratios to implement accurate signal multiplication. On the other hand, in this thesis, the ADC function is decomposed into the simple sub-functions of signal addition and level shifting which can be implemented using SC techniques which don’t rely on accurate capacitor ratios.

At circuit level, delta-charge flow ($\delta$-Q) techniques are employed to realize SC circuits with more accurate transfers than their conventional charge-transfer ($QT$) counterparts. Unlike $QT$ SC circuits, $\delta$-Q SC circuits do not require signal charge transfer from capacitor to capacitor via the amplifier virtual earth node. Instead, only a delta charge $\delta Q$ flows in the virtual earth node due to the presence of parasitic capacitors at the amplifier input terminals. In SC filter design, delta-charge-redistribution ($\delta$-QR) is a means for the accurate implementation of filter transfer functions using passive charge redistribution between capacitors in the feedback path of an amplifier, instead of active charge transfer between capacitors through the active intervention of an amplifier in $QT$ SC filters. In ADC design, a highly accurate method ($C+C$) for the stacking of capacitor voltages is proposed which uses a floating-hold-buffer for implementation. The accuracy of signal addition is practically insensitive to the matching and linearity of the signal capacitors as well as the presence of parasitic terminal capacitance.

A number of other innovative circuit techniques have been included in the thesis, such as: a versatile accurate track-and-hold (T&H) which is re-programmable for unipolar, bipolar
and differential modes; clock-skew insensitive sampling; a common-mode-feedback circuit which significantly boosts the common-mode rejection ratio of single-ended amplifiers; high-efficiency dual-input transconductance amplifiers which make use of the level shift properties of switched capacitors; a low-reference dynamic comparator.

The validity of the concepts developed and analyzed in the thesis has been demonstrated in practice with the design of CMOS SC bandpass filters and algorithmic ADC stages (both cyclic and pipelined). The intrinsic accuracies achieved go beyond those achieved with previous state-of-the-art solutions with a consequent reduction in power consumption for the same speed applications. For example, a 10.7MHz radio IF selectivity filter integrated in standard CMOS, employing the proposed methods, achieves an accuracy greater than ceramic filters. Another example is an ADC with better than 12-bit intrinsic performance, albeit capacitors with only 9-bits matching accuracy were used in the realization. The ADC architecture is also very robust and has proven itself in an embedded digital VLSI application in the very newest 65nm CMOS. The power consumptions and silicon areas of the solutions proposed here are lower than other known solutions from the literature.
SAMENVATTING

In dit proefschrift, nieuwe methodes gebaseerd op switched-capacitor (SC) technieken zijn voorgesteld waarmee het mogelijk wordt om hoger intrinsieke nauwkeurigheden te bereiken dan voorheen (ooit tevoren) gericht op toepassingsgebieden zoals analoge filter ontwerp en analoog-naar-digitaal omzetter (ADC) ontwerp. Het ontwerpfilosofie is om de benodigde functionaliteit te creëren zonder te steunen op trimming of digitale calibratie maar, in plaats daarvan, nieuwe methodes te ontwikkelen die minder afhankelijk zijn van het matchen van circuit onderdelen (vooral het matchen van capaciteiten) en parasitaire effecten (vooral de invloed van parasitaire capaciteiten).

Op systeemniveau, worden orthogonale ontwerpprocedures ingezet (in gebruik genomen) om er voor te zorgen dat artefacten, die kunnen ontstaan door circuit imperfecties, in de systeemoverdracht worden vermeden. Bijvoorbeeld in SC filterontwerp, *orthogonal-hardware-modulation* helpt om de invloeden van N-path ongelijkheden te verleggen door een extra vrijheidsgraad in te voeren, waarbij het aantal hardware paden $N$ (hardware modulatie) wordt ontkoppeld van de *functionele modulatie* factor $n$, gekenmerkt door de $z$-domein transformatie $z \rightarrow z^n$. Voor het ontwerp van algoritmische ADCs, of cyclisch of gepipelined, conventionele technieken maken gebruik van vermenigvuldigende digitaal-naar-analoog omzetters (of wel MDACs) die hoge eisen stellen aan de nauwkeurigheid van capaciteitsverhoudingen om nauwkeurige signaalvermenigvuldiging te kunnen realiseren. Aan de andere kant, in dit proefschrift, de ADC functie wordt opgebroken tot de eenvoudige deel-functies van het opsommen en niveauverschuiving van signalen welke gerealiseerd kunnen worden met SC technieken die niet afhankelijk zijn van nauwkeurige capaciteitsverhoudingen.

Op circuitniveau, worden *delta-charge flow* ($\delta$-$Q$) technieken gebruikt om SC circuits te realiseren met nauwkeuriger overdrachten dan de rechtdoorzoe manier van *charge-transfer* ($QT$). Anders dan bij $QT$ SC circuits, (is er geen behoefte aan) wordt geen signaaladingsverschuiving vereist van capaciteit naar capaciteit door middel van het virtuele aardpunt van de versterker. In plaats daarvan, vloeit alleen maar een delta-lading $\delta Q$ in het virtuele aardpunt van wege de aanwezigheid van parasitaire capaciteiten aan de ingangen van de versterker in een praktische realisatie. Voor het ontwerp van SC filters, is *delta-charge-redistribution* ($\delta$-$QR$) een manier om nauwkeurige filter overdrachten te implementeren door gebruik te maken van passieve ladingshervedeling tussen capaciteiten in de terugkoppellus van een versterker. Dit is anders dan bij $QT$ SC filters, waarbij de versterker zorgt voor actieve ladingsver-
schaaiing tussen capaciteiten om de filter overdracht te realiseren. Voor het ontwerp van ADCs, wordt een hoge nauwkeurigheidsmethode (C+C) voorgesteld voor het opstapelen van capaciteitsspanningen die gebruik maakt van een floating-hold-buffer voor implementatie. De nauwkeurigheid waarmee signalen kunnen worden opgeteld is praktisch ongevoelig voor zowel het matchen en lineariteit van signaalcapaciteiten als de aanwezigheid van parasitaire capaciteiten aan de versterker knooppunten.

Tevens worden een aantal andere innovatieve circuittechnieken beschreven in dit proefschrift zoals: een flexibele track-and-hold (T&H) die herprogrameerbaar is voor unipolar, bipolar en differentiele modes; klok skew (scheefheid) ongevoelig samplen; een common-mode terugkoppel circuit die de common-mode onderdrukking van enkelzijdig versterkers sterk verhoogt; dubbel-ingang enkeltrapsversterkers met een hoge efficiëntie en uituurbereik; een lage referentie comparator.

De concepten ontwikkeld en geanalyseerd zijn vervolgens gedemonstreerd in de praktijk met het ontwerpen van CMOS SC banddoorlaatfilters en algoritmische ADC trappen (zowel cyclisch als gepipelined). De gehaalde intrinsieke nauwkeurigheden zijn een sterke verbetering op voorafgaande state-of-the-art oplossingen. Bijvoorbeeld, door gebruik te maken van de voorgestelde methodes, een in standaard CMOS geïntegreerde 10.7MHz radio IF selectiviteitsfilter haalt een hogere nauwkeurigheid dan keramische filters. Een andere voorbeeld is een ADC met meer dan 12-bit intrinsieke nauwkeurigheid, alhoewel capaciteiten met maar 9-bit matching worden gebruikt in de implementatie. De ADC architectuur is zeer robuust en heeft zich bewezen in een embedded digital VLSI applicatie in het nieuwste 65nm CMOS technologie. Het is aangetoond dat het vermogensverbruik en oppervlak van de oplossingen hier beschreven lager zijn dan andere bekende oplossingen uit de literatuur.
ACKNOWLEDGMENTS

The work conducted for this thesis was carried out partly in the Advanced Systems Laboratory of Philips Semiconductors in Eindhoven, The Netherlands, and more recently in the Xilinx Mixed-Signal Centre of Expertise in Dublin, Ireland, which is part of Xilinx’s Advanced Products Division. I am grateful to the management of both companies in supporting my collaboration with universities, especially the Technical University Eindhoven (TU/e). In particular, I wish to thank Paul Hovens, Kees Karman and Stephan Borgers of Philips and John Jennings of Xilinx.

My promotor, Arthur van Roermund, has been instrumental in ensuring a successful completion of my thesis. In spite of having almost dropped the idea of completing my thesis after having left Philips, Arthur helped me to re-focus and helped me adapt the content of my Ph.D. to better fit with my current research pursuits. I did the bulk of my writing in the last couple of years and he has supported me with every last aspect of preparing this thesis. He has taught me about the structured presentation of ideas and how to impart the key message to the target audience. At a personal level, I have had a long association with Arthur, both when I was in Eindhoven and now in Dublin. I have always enjoyed his company, his personable nature and his genuine interest in me and my family. I look forward to continuing this for a long time to come.

I would also like to take the opportunity at this point to thank all the members of the promotion commission for their time and effort in proof-reading and critically examining this thesis.

My time at Philips was especially inspiring for me and I learned much from many colleagues. There is such a broad range of expertise at Philips at every technical level that it was always a pleasure to gain from this expertise. I benefitted enormously from the experience of Noud Boudewijns and Ton van Keeken and enjoyed our many intense discussions on all aspects of electronic engineering and daily life. Thanks also to ex-colleagues Paul Hovens, Ton Nillesen, Kees Jaspers, Dick de Greef, Henk ten Pierick and Ad van den Enden for sharing their technical expertise.

At Xilinx too I have been very lucky to have been able to explore new topics in integrated mixed-signal systems which have helped me broaden my experience. I am grateful for the valuable cooperation of all my colleagues in the Mixed-Signal group, especially John Jennings, Anthony Collins, and Maxim Pribytko. Thanks also to the FA lab in Xilinx Ireland,
especially Cathal McAuley for helping out with some photos.

I value my contacts and continuing cooperation with the Mixed-Signal Microelectronics Department of TU/e. Hans Hegt and the PhD candidates - especially Georgi Radulov, Athon Zanikopolous, and Pieter Harpe - in the data converter group have made me feel very welcome in the group. I have enjoyed both the friendship of Georgi as well as his enthusiastic interaction on current-steering DACs. I am also grateful to a number of previous Masters’ students I had down the years, especially Koen van Hartingsveldt who did a sterling job working on the Radio IF filter.

Finally, I would like to give special thanks to my wife Orla who has supported me through thick and thin in getting this thesis finished. My parents too encouraged me and impressed on me the importance of achieving my Ph.D. Last but not least, although now only a few weeks old, Siobhán played an especially important role in focussing me on getting finished before arriving on the scene and taking up all the slack left after the thesis.
Patrick John Quinn graduated in Electronic Engineering at University College Dublin with a B.E. degree in 1986 and a M.Sc.(Eng.) degree in 1989. The M.Sc. thesis was entitled “Design and investigation of a direct conversion FM receiver and its application in mobile radio”. The research for the thesis was carried out in the Mobile Telephony group at Philips Semiconductors in Eindhoven.

From 1989 to 2000, he was employed at the Philips Semiconductors Advanced Systems Lab in Eindhoven. There he worked in various roles from IC design engineer to project leader in the areas of mobile telephony, video and radio systems and circuits. Most projects were based on analogue sampled-data processing, usually using switched capacitor circuit techniques for implementation.

At the end of 2000, he joined the mixed-signal centre-of-expertise of Xilinx at its European HQ in Dublin, Ireland. There he is team leader and technical lead of advanced mixed-signal IC design projects for Virtex FPGAs down to 65nm CMOS. These are the first mixed-signal systems to enter into full 65nm production of any company in the world.

The author has a range of professional publications and international patents. He has had a long association with the research activities of the Mixed-Signal Microelectronics department of the Technical University of Eindhoven under the chairmanship of Professor van Roermond. This relationship has contributed to the development of this thesis.
STELLINGEN

behorende bij het proefschrift

HIGH-ACCURACY
SWITCHED-CAPACITOR TECHNIQUES
APPLIED TO FILTER AND ADC DESIGN

Patrick John Quinn

13 September 2006
1. \(\delta-Q\) SC techniques are an example of *disruptive innovation* [1] for accuracy improvement in that they don’t rely on the further refinement of existing (QT) techniques. [This thesis].

2. Tolerance to non-linear settling, while achieving an overall linear system response, makes SC techniques a powerful technology for accurate analogue circuit design. [Chapter 3].

3. By exploiting the inherent level shift properties of SC circuits, low power, and indeed low voltage, signal processing structures can be created which can simultaneously satisfy the demands of optimal DC biasing with optimized dynamic performance. [Chapter 4].

4. A multiplying DAC is best realized using additive means. [Chapter 9].

5. A data converter can only be as good as its auxiliary circuitry.

6. More for historical than for scientific reasons, switched capacitor technology has come to dominate ADC design, while switched current technology (current steering) has come to dominate DAC design.

7. The continually improving economies of process scaling, as predicted by Moore’s Law, do not translate to test. A paradigm shift in test methodology is needed. [Chapter 2, and [2]].

8. The key to good project management is the timely discovery of the unknown unknowns.

9. Those in power write the history; those who suffer write the songs. Ireland has a lot of songs. - After Frank Harte.

10. Nothing is impossible, the impossible just takes longer and costs more.

11. Experience always comes too late for when you need it.

**References**
