Aspects of multirate time integration methods in circuit simulation problems

by

A. El Guennouni, A. Verhoeven, E.J.W. ter Maten and T.G.J. Beelen
Aspects of Multirate Time Integration Methods in Circuit Simulation Problems

A. El Guennouni\textsuperscript{1,3}, A. Verhoeven\textsuperscript{2}, E.J.W. ter Maten\textsuperscript{2,3}, and T.G.J Beelen\textsuperscript{3}

\textsuperscript{1} Yacht, Eindhoven, The Netherlands
\textsuperscript{2} Eindhoven University of Technology, Eindhoven, The Netherlands
\textsuperscript{3} Philips Research, Eindhoven, The Netherlands. Jan.ter.Maten@philips.com

1 Introduction

We present a new robust compound step strategy for multirate time integration methods. The strategy applies to DAEs and to time-dependent PDEs as well. We will compare this to other known strategies like Slowest First and Fastest First and modern ones that involve some form of a compound step integration during the process.

The circuit equations can be written as a DAE system of equations

\[ \frac{d}{dt}[q(t,x)] + j(t,x) = 0. \]  

We assume that some partitioning is given that distinguishes between "slow" and "fast" varying components \( x_S \) and \( x_F \). In this case (1) can be written as

\[ \frac{d}{dt}[q_F(t,x_F,x_S)] + j_F(t,x_F,x_S) = 0 \]  
\[ \frac{d}{dt}[q_S(t,x_F,x_S)] + j_S(t,x_F,x_S) = 0 \]

Ordinary multirate time integration aims to integrate (2)-(3) to a same accuracy using different time-steps \( H \) and \( h \), in which \( H \gg h \). We intend to apply the approach to mixed signal simulation in which digital and analog circuitry are combined. The digital part often shows latent time behaviour, while the analog part often shows time varying activity. In addition, on the digital part less accuracy is needed than on the analog part. This gives way to combine multirate time integration with distributed tolerances.

Because circuit simulators usually apply Backward Differentiation Formula (BDF) methods as time integrator we will consider multirate time integration for the most simple one, the Euler Backward method.

The Slowest First strategy integrates first (2) for \( x_S \) using extrapolated values for \( x_F \) and step-size \( H \). Next (3) is integrated repeatedly for \( x_F \) using
interpolated values of $x_S$ and step-size $h$.

The Fastest First strategy simply starts with (3). The first approach benefits from being better suited when dealing with automatic step-size control mechanism. However both methods have weak stability properties, due to the extrapolation involved [2]. For this reason we were led to study implicit methods. Interesting ones can be cast in the following General Compound Strategy, in which $q = \frac{H}{h}$ and $0 < \alpha \leq 1$ is just a parameter:

**Algorithm 1 A General Compound (G.C.) Strategy**

**Compound phase:** Solve for \(x_s^{n+q}\) and \(x_F^{n+q}\):

\[
\begin{align*}
q_F(x_F^{n+q}, x_S^n) - q_F(x_F^n, x_S^n) + \alpha h F(x_F^{n+q}, x_S^n) &= 0 \quad (4) \\
x_S^{n+q} - x_S^n - \alpha (x_s^{n+q} - x_S^n) &= 0 \quad (5) \\
q_S(x_F^n, x_s^{n+q}) - q_S(x_F^n, x_S^n) + h J_F(x_F^n, x_S^n) &= 0 \quad (6) \\
x_F^n - x_F^n - \frac{1}{\alpha} (x_s^{n+q} - x_F^n) &= 0 \quad (7)
\end{align*}
\]

**Refinement phase:** Solve for \(x_F^{n+j+1}\) (\(j = 0, \ldots, q - 1\)):

\[
\begin{align*}
q_F(x_F^{n+j+1}, x_S^{n+j+1}) - q_F(x_F^{n+j}, x_S^{n+j}) + h F(x_F^{n+j+1}, x_S^{n+j+1}) &= 0 \quad (8) \\
x_S^{n+j+1} - x_S^n + \frac{j+1}{q} (x_s^{n+q} - x_S^n) &= 0 \quad (9)
\end{align*}
\]

Here (4)-(7) form a "Compound Step" in which \(x_S\) is determined at \(t = t_n + q h = t_n + H\), together with implicitly determined \(x_F\). If \(\alpha = 1\), this "Compound Step" is just the result of Euler Backward with a large step \(H\), which is easy to implement. If \(\alpha = \frac{1}{q}\), the solutions \(x_s^{n+q}\) and \(x_F^{n+1}\) are simultaneously calculated. This option corresponds to the multirate method described in [1, 3] (but for Runge-Kutta and Rosenbrock-Wanner methods). Integration of (8) is the "Refinement Step" for the fast part. It uses interpolated values \(x_s^{n+j+1}\) as expressed in (9).

Clearly the GC step methods solve a larger system during the Compound Step phase than in the Slowest First or the Fastest First strategies. However, in most mixed signal applications the size of the digital parts exceeds that of the analog part several times. The GC step methods have much better stability properties than the Slowest First or the Fastest First strategies as conjectured by [4] and which is proved in [5]. For instance, considering the next two-dimensional test equation

\[
\begin{pmatrix}
\dot{x}_F \\
\dot{x}_S
\end{pmatrix} = \begin{pmatrix}
a_{11} & a_{12} \\ a_{21} & a_{22}
\end{pmatrix} \begin{pmatrix}
x_F \\
x_S
\end{pmatrix} \quad (10)
\]

the following stability conditions for \(A\) are derived in [5]:

\[
\text{det}(A) < 0, \quad \text{for } A = \begin{pmatrix}
a_{11} & a_{12} \\ a_{21} & a_{22}
\end{pmatrix}
\]
In the sequel we assume $\alpha = 1$, which is the most robust choice. We will demonstrate that this strategy elegantly fits hierarchical circuit definition. Furthermore, the impact of the partitioning will be considered.

## 2 Model Problem

Using Modified Nodal Analysis, in circuit simulation applications $q(t,x) = \sum_B B_e q_e(t, B_e^T x)$, in which $q_e$ is a local branch function. For instance, for a (linear) capacitor $C(a,b)$ between nodes $a$ and $b$, $q_e = C$ and $B_e = e_a - e_b$, in which $e_a$ (resp. $e_b$) is a canonical unit vector with a 1 at place $a$ (resp. $b$), and zeros elsewhere. The operators $B_e$ are defined by the topology of the network. They do not depend on $t$ or on $x$. Similar results hold for the function $j$.

Assembly can be grouped to sub-circuits to fit hierarchical circuit definitions. In this way

$$q(t,x) = \sum_B B_e q_e(t, B_e^T x)$$

where $B_e^T x$ selects the unknowns at the sub-circuit level and

$$q_e(t,y) = \sum_c B_c q_c(t, B_c^T y)$$

defines the assembly of $q_e$ inside the sub-circuit.

A simple model problem is shown in Fig. 1. With $x = (V_1, V_2, i_E, V_3, V_4)^T$, the functions $q$ and $j$ are given by

![Simple model circuit](image)

Fig. 1. Simple model circuit; Fast at the left, Slow at the right
The source functions $J_k(t, x)$ may be defined by $J_k(t, x) = \sin(\omega_k t)$ with $\omega_1 \gg \omega_2$. The role of $i_E$ of the short $E$ serves to explicitly obtain the terminal current between the fast and the slow part (the short $E$ can be included automatically as a "virtual" glue-elements by the simulator, see also section 3). In the refinement phase a current source can be used to define the outgoing current of the slow part.

Several partitionings $P_k$ may be considered. Here the following are considered:

- $P_1$: $x_f = [V_1, V_2, i_E, V_3]$ and $x_s = [V_4]$.
- $P_2$: $x_f = [V_1, V_2, i_E]$ and $x_s = [V_3, V_4]$.

If a partitioning $P$ is chosen, topological matrices $B_f$ and $B_s$ can be defined in the same style as before to define for instance $q(t, B_s x)$.

The Euler Backward Compound method ($\alpha = 1$) proved to be very stable due to the implicit extrapolation. Considering the last method more closely for different partitionings, we observe that $P_1$ performs best. Results are shown in Fig. 2. However, despite the less accurate results, due to the interpolation

![Fig. 2. Results with Partitioning $P_1$ (at the top) and Partitioning $P_2$ (at the bottom). $R_s = 10^5$, $R = 10$, $C = 2.10^{-10}$, $H = 0.16$ and $h = 0.032$. Error($P_1(V_1)$) $\approx$ Error($P_2(V_1)$) $\approx 10^{-10}$. Error($P_1(V_2)$) $= 9.63 \times 10^{-7} <$ Error($P_2(V_4)$) $= 8.92 \times 10^{-5}$]
error, partitioning $\mathcal{P}_2$ is very attractive, because it elegantly fits an existing hierarchical evaluator: the main part of the partitioning is along the boundary of the known sub-circuits $S_1$ and $S_2$ and thus this partitioning may even be given by the user. In the algorithm $S_1$ and $S_2$ are treated as in ordinary transient simulation (with their own step-size).

3 Interface treatment fitting hierarchical sub-circuits

At the interface, the partitioning concentrates in the "glue-elements". A more general glue-elements is shown in Fig. 3, from which it is clear how it can be generated. For instance, it applies to sub-circuits of which two terminals of one are connected to the same terminal of another. Note also that the connections between the sub-circuits are treated more symmetrically. Now each short can measure a particular terminal current. In the glue-elements this facilitates particular implementations for multirate integration, also when dealing with partitionings with more different multirate behaviour.

![Fig. 3. Generation and different role of glue-elements. In the compound phase (at the left) shorts $E_4$ and $E_5$ allow to measure currents at the slow boundary. In the refinement phase (at the right) these current values are used to define the current sources $J_1$ and $J_2$. The boxes "fast" and "slow" can be treated as black boxes.](image)

References