1-D discrete time CNN with multiplexed template hardware
Manganaro, G.; Pineda de Gyvez, J.

Published in:
Proceedings of the Fifth IEEE International Workshop on Cellular Neural Networks and their Applications, 14-17 April 1998, London, United Kingdom

DOI:
10.1109/CNNA.1998.685384

Published: 01/01/1998

Document Version
Publisher's PDF, also known as Version of Record (includes final page, issue and volume numbers)

Please check the document version of this publication:

• A submitted manuscript is the author's version of the article upon submission and before peer-review. There can be important differences between the submitted version and the official published version of record. People interested in the research are advised to contact the author for the final version of the publication, or visit the DOI to the publisher's website.
• The final author version and the galley proof are versions of the publication after peer review.
• The final published version features the final layout of the paper including the volume, issue and page numbers.

Link to publication

Citation for published version (APA):

General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

• Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
• You may not further distribute the material or use it for any profit-making activity or commercial gain
• You may freely distribute the URL identifying the publication in the public portal?

Take down policy
If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.
1-D Discrete Time CNN with Multiplexed Template Hardware

Gabriele Manganaro and Jose Pineda de Gyvez
Dept. of Electrical Engineering - Texas A&M University - College Station - TX 77843-3128 - U.S.A.
tel. +1-409-845-7477, fax +1-409-845-7161
e-mail: gabriele@amesp01.tamu.edu, gyvez@pineda.tamu.edu

ABSTRACT: While VLSI of CNNs has seen significant progress in two-dimensional signal processing, little has been done for one-dimensional applications such as audio signal processing and 1-D filtering. This paper presents a new discrete-time programmable Cellular Neural Network suitable for these kind of applications. The proposed VLSI implementation is based on the well-known SI technique that among other properties minimizes clock feedthrough effects. This feature renders an accurate signal processing unit. The system's main building blocks are an analog shift register and a switched current multiplier. Yet, the system architecture is novel by itself. Namely, the number of multipliers has been minimized by sharing the multipliers between the A^y and B^u products during the various phases of the controlling clock. The paper presents detailed simulation results of the system architecture.

1. Introduction

Although most of the CNN applications and corresponding VLSI implementations regard two-dimensional arrays, one-dimensional Cellular Neural Networks have recently received increasing attention. For the latter ones, quite different applications have been reported, ranging from 1-D signal processing [1-3] to instrumentation and control [4]. In particular a 1-D CNN architecture able to emulate the behavior of FIR filters and to perform the Daubechies Wavelet Transform has been thoroughly discussed in [1-3]. Besides, unlike the case of 2-D CNNs for image processing, the applications reported for 1-D CNNs require a very reduced number of cells [1-4]. This paper presents a VLSI implementation of a new one-dimensional discrete-time programmable CNN suitable for the above mentioned applications. It is based on the well-known SI technique. Moreover, the introduction of a time-multiplexing scheme allowed a more efficient use of the hardware.

A block diagram of the proposed architecture is shown in Fig. 1. The main blocks are an analog shift register (i.e. a tapped delay line) and a set of locally connected cells. A cascade of eight delay elements (sr0-sr7) composes the shift register. Input data enters the shift register on the left side (through sr0) and the samples are shifted to the right, passing from sr0 to sr1 and so on. The cells of the CNN receive their inputs from the shift register and from the outputs of the neighbors. The cloning templates are provided externally making the proposed architecture programmable. The state equation describing the behavior of the cell at position c is:

\[ x_c(n+1) = \sum_{d \in N(c)} A_{c,d} y_d(n) + \sum_{d \in N(c)} B_{c,d} u_d(n) \]  

(1)

where \( x_c(n+1) \) is the updated state of the cell, \( y_d(n) = f(x_c(n)) \) is its output, \( u_d(n) \) is the output of the shift register \( d \in N(c) \), \( A_{c,d} \) are the feedback templates while \( B_{c,d} \) are the control templates, \( N(c) \) is the neighbor set of cell c defined as follows:

\[ N(c) = \{ d : |d - c| \leq 1 \} \]  

(2)

As shown in Fig. 1, the proposed architecture includes six CNN cells and eight delay cells (the self-feedback is

---

1 On leave from DEES- University of Catania - Italy
2. The Shift Register

A cascade of S^2I delay cells [5-7] composes the shift register. A full delay is obtained by cascading two S^2I half-delay cells [5-6] whose circuit diagram and corresponding switch control signals are shown in Fig. 2. A replica of the current at the output of the cell is needed for the next delay cell and for any other circuit requiring it as input. Therefore, a current mirror with multiple output branches is placed in-between any full-delay block. In particular, cascade current mirrors have been used in order to obtain very high output impedance. The circuit of a shift register cell is shown in Fig. 3. An impedance is placed between the output and the input node of the half-delay cells in Fig. 3. It represents an NMOST identical to the ones used for the switches with its gate connected to the positive power supply. It compensates for the ir drop due to the output switch [6].

The peculiarity of the S^2I technique is the compensation of many analog errors due to the non-ideal behavior of the MOS transistors [5-6]. Above all, it allows an almost complete correction of the errors due to the charge injection coming from the MOS switches [5].

The transfer function of a S^2I half-delay cell, when loaded by another identical one, is approximately [7]:

$$I_0(z) = I_1(z) \frac{H_1(z)}{2g_0} + I_{o_f1}(z)$$

where $H_1(z) = -z^{-1}$ is the ideal transfer function of an half-delay cell, $I_{o_f1}(z)$ represents a constant output offset. $\Psi = g_m/2g_0$ is the voltage gain of an inverter in which $M_C$ acts as driver while $M_f$ acts as current source. However, when the S^2I half-delay cell is loaded by a conductance equal to $g_m$ then the transfer function is approximately given by [7]:

$$I_0(z) = I_1(z) \frac{H_1(z)}{2g_0} + I_{o_f2}(z)$$

where $I_{o_f2}(z)$ represents a constant output offset very close to $I_{o_f1}(z)$. Therefore, due to the sign inversion, when two of these cells are cascaded in order to obtain a full delay, the two offsets practically cancel each other. In our case, the first half-delay cell is loaded by the second one, while the current mirror loads the second one. Therefore the total transfer function of the two blocks in cascade is given by:

$$G(z) = \frac{z^{-1}}{1 + \frac{2g_0}{g_m} \Psi}$$

This implies that the delay cell slightly attenuate the delayed signal. This attenuation could be minimized making use of cascode transistors in the half-delay cell [8]. However, in the proposed design, it has been preferred to compensate it by choosing a suitable current gain for the current mirror following the delay cell. In fact, performing a Montecarlo analysis, the latter solution has shown a better robustness to parameter variation. Finally, in order to compensate a possible residual output offset current, another delay cell with zero input has been created. This cell’s output current is the residual offset. This is copied and subtracted to the output of all the
other delay cells by means of cascode mirrors (it is added to the intermediate node of the current mirrors using the terminal \( \text{Off}_c \) as shown in Fig. 3). This is very similar to the well-known replica circuit technique [8].

2.1 CNN Cells

The cell’s behavior is characterized by the state equation (1). The output of the cell is:

\[
y_c(n) = f(x_c(n)) = \frac{1}{2}(|x_c(n)| + 1 - |x_c(n)|)
\]  

(6)

Two cascode current mirrors shown in Fig. 4 easily obtain this. The bias current \( I_{dd} \) of the NMOSTs working as cascode current sources fixes the saturation current.

2.1.1 \( S^2I \) Multiplier

Four quadrants \( S^2I \) multipliers [7] have been used to implement the programmable templates. The circuit of the multiplier is shown in Fig. 5. The multiplication of any two given currents \( x \) and \( y \) is accomplished by evaluating their quadratic terms:

\[
(x + y)^2 - x^2 - y^2 = 2xy
\]  

(7)

In order to accomplish this, a current squarer circuit is used to obtain the three squares on the left-hand side. The squarer characteristic is:

\[
i_o = I_b + e_i + \left(\frac{x^2 + y^2}{4I_b}\right)
\]  

(8)

where \( i_o \) and \( i_i \) are the output and input current respectively, \( I_b \) is a constant current related to the bias voltage \( V_{\text{bias}} \), \( e_i \) is the output offset error, \( e_j \) is the input offset error. A four-step algorithm (corresponding to the four phases \( \theta_1-\theta_4 \)) is used to evaluate the left-hand side of (7). The control signals for the switches are shown in Fig. 6.

![Fig. 5: Circuit of the \( S^2I \) multiplier.](image)

![Fig. 6: Control signals for the switches.](image)

During \( \theta_1 \) both \( x \) and \( y \) are added up at the input node of the current squarer. The squared result is stored in memory 1. During \( \theta_2 \) only \( x \) is fed in; the result of the squaring operation is added to the previous result that was fed (and sign inverted) by memory 1 at node A. This sum is stored in memory 2. During \( \theta_3 \) no input is presented to the squarer that feeds the residual at node A. At the same time the latter partial sum is fed (and sign inverted) at node A by memory 2 and the total current is stored into memory 1. Finally, during \( \theta_4 \) the current \( y \) is squared and added to the previous sign inverted sub-total given by memory 1. The total current \( I_{out} \) is provided at the output. Applying this algorithm to (7) by using (8) and assuming ideal behavior for the circuits and devices (infinite output/input impedance ratio of the building blocks constituting the circuit) the following first-order relationship is obtained:

\[
i_{out} = \left[ I_b + e_i + \frac{(x + y + e_x)^2}{4I_b} \right] - \left[ I_b + e_i + \frac{(x + e_x)^2}{4I_b} \right] + \left[ I_b + e_i + \frac{(e_x)^2}{4I_b} \right] - \left[ I_b + e_i + \frac{(y + e_y)^2}{4I_b} \right] = \frac{xy}{2I_b}
\]  

(9)

Thanks to the third term in which no input to the squarer exists, the errors due to the offsets in the squarer are canceled out. And so the final result is proportional to the product of \( x \) and \( y \). Due to the fact that the transfer function of any single \( S^2I \) memory cell is inverted type, the order in which the various terms are evaluated and the intermediate results are retrieved is important. In reality, the samples retrieved from the memory cells are slightly
attenuated. This would imply a not-exact cancellation of the quadratic terms in (7). In practice, most of the error comes from the fact that during \( \theta \), the output of the squarer is added to the attenuated partial result coming from memory 1. In order to compensate this unbalance, on \( \theta \), the current gain of the mirror \( M_{\text{d}} = M_1 \) is adjusted by connecting \( M_\text{d} \) in parallel to \( M_\text{r} \). The ratio changes from 1:1 to 1:1. A much more detailed analysis of the multiplier gives the following output relationship:

where:

\[
i_0 = i_\rho = \frac{\Psi g_m}{\Psi g_m + g_L}; \quad \rho = \frac{g_L}{g_L + 4g_d};
\]

The first two terms of the right-hand side of \( i \) in (10b) represent an offset, the last term is the desired result while the remaining terms constitute the nonlinear distortion. Note that \( \eta \) is very close but less than 1. Therefore the third and fifth terms, being multiplied by a factor \( \eta^{-1} \), can be neglected. Relationship (10b) can be rewritten as:

\[
i = i_{\text{off}} = \frac{\eta^3}{4I_b} (\eta^3 - \eta - \beta) + \frac{\eta^2}{2I_b} (\eta^3 - \beta) + \frac{\eta^3}{2I_b} xy;
\]

where \( i_{\text{off}} \) is the offset current. The nonlinear error is canceled by setting the current mirror ratio as:

\[
\beta = \beta_0 = \eta^3 = (1 + 4g_d / \Psi g_m)^{-3}
\]

Assuming that \( (W/L)_\text{d} = (W/L)_\text{a} \), the aspect ratio of \( M_\text{d} \) is obtained as follows:

\[
(W/L)_\text{d} = (W/L)_\text{a} (1 - \beta) / \beta.
\]

However, the final design of \( M_\text{d} \) also depends on the actual voltage drop on the switch in series with \( M_\text{d} \). The final expression is therefore:

\[
i = e_0 \left( \eta^3 + \eta \right) + e_3 \frac{1}{4I_b} \left( \eta^3 + \eta \right) + \frac{\eta^3}{2I_b} xy
\]

It is worth noting that because \( \eta \approx 1 \) the offset is almost canceled as well. So finally:

\[
i_0 = \frac{\eta^3 \rho}{2I_b} xy
\]

The experimental characteristic curves of a prototype of the multiplier are shown in Fig. 7. The multiplier’s gain is \( \eta^3 \rho / 2I_b = 5000 \text{A}^{-1} \). It is worth noting that the operands have to be kept constant at the inputs of the multiplier while the result of the multiplication is released on \( \theta_4 \).

2.1.1.1 Ancillary circuits

In order to bias the current squarer, the multiplier’s input node \( (B \text{ in Fig. 6}) \) must be kept at \( V_{\text{dd}}/2 = 1.5 \text{V} \). Therefore a common gate amplifier has been used as level shifter. Moreover, in order to have the same order of magnitude for the two operands of the multiplier, a current amplifier is placed at the signal input. Finally, on-chip linear I-V converters allow the external observation of the data in the delay line.

2.1.2 Cell Behavior and Hardware Multiplexing

From what was discussed in the above sections two remarks can be done. First of all, the shift register cells allow new data to enter and retrieve the stored data only during \( \phi_1 \). Data is internally exchanged between the two half-delay cells on \( \phi_2 \). The full delay cell is completely isolated by the rest of the system on this phase. During this second phase the rest of the hardware would be essentially idle. These two phases determine the time synchronization represented by the time index of the state equation (1). Secondly, the result of the multiplication process is required before the end of a clock cycle. Therefore, a strategy that permits to exploit the available hardware during the idle phase and to save in terms of area is outlined next.

Let us refer to the block diagram shown in Fig. 8 depicting a CNN cell. The programmable synaptic connections using the multipliers are drawn on the left-hand side of the figure. Those multipliers accept the outputs of the shift register \( u_\phi \) on \( \phi_1 \) with the corresponding weights (namely the control templates \( B_{c,d} \)) provided by off chip currents. On \( \phi_2 \), instead, the neighbor outputs \( u_d \) are fed to the inputs of the multipliers in place of \( u_\phi \), while the feedback template \( A_{c,d} \) is fed instead of the control template \( B_{c,d} \).
In other words, during \( \phi_1 \) the weighted sum of the shift register outputs \( \sum_{d \in \mathbb{N}(e)} B_{c,d} y_d(n+1) \) is present on the summing node at the output of the multipliers. This sum enters the full delay cell. At the same time, the previous value of this sum is present at the output of the delay cell (because it entered the delay cell during the previous period \( n \)). Moreover, let us assume that the output of the half-delay cell, depicted below the full delay cell, is providing the weighted sum \( \sum_{d \in \mathbb{N}(e)} A_{c,d} y_d(n) \) at its output. (This assumption will soon be proven). Therefore, the state \( x_c(n+1) \) is obtained at the summing node of the two previous outputs, in accordance to the state equation (1). This one enters the second half-delay cell. Its output instead is zero and so is the output of the nonlinearity. On \( \phi_1 \) the weighted sum \( \sum_{d \in \mathbb{N}(e)} B_{c,d} y_d(n+1) \) is stored in the full delay cell. It is passing from the first half-delay cell to the second half-delay cell that constitutes the full delay cell itself. It is therefore completely isolated from the rest of the system. The cells outputs \( y_d \) and the feedback templates \( A_{c,d} \) are fed to the synapses. So the weighted sum \( \sum_{d \in \mathbb{N}(e)} A_{c,d} y_d(n+1) \) is fed to the input of the half-delay cell on the left-hand side of the figure. This value is available at its output on \( \phi_1 \) of the next clock period (namely on period \( n+2 \)). This proves the above assumption on the output of this half-delay cell. On \( \phi_2 \) there are no currents at the summing node on the right of the full delay cell. The half-delay cell on the left hand side releases its stored value (namely \( x_c(n+1) \)) and so, due to the nonlinear block, the output \( y_c(n+1) \) of the cell is available. This is consistent with the fact that the outputs \( y_d(n+1) \) are provided as inputs of the cells during this phase. The above approach allows us to i) exploit the rest of the hardware during the idle phase \( \phi_1 \) of the shift register and ii) use only three multipliers instead of six, saving in area and power. To obtain all of this, only two half-delay cells have been added to the classical CNN cell architecture. From this scheme it can be seen that while the outputs of the delay cells are available during the whole corresponding phases, instead, the sampling is accomplished only during \( \phi_1 \) and \( \phi_2 \) (or \( \phi_3 \) and \( \phi_4 \) for other half-delay cells) corresponding to \( \phi_2 \) (namely when the multiplication is completed). A whole multiplication cycle is performed during \( \phi_1 \) and another one during \( \phi_2 \).

3. Simulation results

HSPICE simulation results, at transistor and functional level, are here presented. Let us first consider some transistor level simulation results. In a first case a sinusoidal input is fed at the input of the tapped delay line and shifted along it. The outputs of the on-chip linear I-V converters corresponding to the delay stages \( s_{r1}, s_{r2}, s_{r3} \) and \( s_{r7} \) respectively, are shown in Fig. 9a. The initial values present in the delays before the first sample reaches the stage can also be noticed.

The two input currents of one of the multipliers are shown in Fig.9c. One of the two inputs is fed alternatively with \( B \) and \( A \) while the other one is fed with \( u \) and \( v \). The different signals on the distinct phases can be distinguished. It is seen that on phase \( \phi_1 \) the corresponding \( B \) template coefficient is provided at one of the inputs while the output current coming from the delay line \( (u) \) is fed at the other one. Besides, the 4 phases \( \theta_1-\theta_4 \) of the multiplier are distinguished from the fact that one of the inputs (the template coefficient) enters on \( \theta_1+\theta_2 \) while the other input is accepted on \( \theta_3 \) and \( \theta_4 \). Conversely, the template coefficient \( A \) is provided on phase \( \phi_2 \) both with the corresponding output of the cell. A practical example of the functionality of the proposed architecture is now given. The voice of one of the authors has been sampled at 8KHz. White noise has been added obtaining a (4000
samples) noisy signal with signal-to-noise ratio SNR=1.1965. A SPICE macromodel of the chip has been simulated to process a wavelet decomposition of this signal (top of Fig.9b) according to the algorithm described in [1-2]. The wavelet coefficients are \( \phi = [d_o, d_1, d_2, d_3] \) with 
\[
d_o = \left[ \frac{1+\sqrt{3}}{4} \right] \sqrt{2}, \quad d_1 = \left[ \frac{3+\sqrt{3}}{4} \right] \sqrt{2}, \quad d_2 = \left[ \frac{3-\sqrt{3}}{4} \right] \sqrt{2}, \quad d_3 = \left[ \frac{-\sqrt{3}}{4} \right] \sqrt{2}. \]
The corresponding control templates for the algorithm are 
\[
B_1 = [d_o, d_1, 0] \quad \text{and} \quad B_2 = [d_3, d_4, 0] \quad (\text{see [1] for the detailed description of the algorithm}). \]
The filtered signal (bottom of Fig.9b) has a SNR=6.4288, an improvement of 14.6043dB. In Fig.9b the time shift among the two signals cannot be seen at this level of magnification. The noise reduction, instead, is visible, particularly where the low frequency components of the vocal signal are dominant (at the beginning, in the middle and at the end).

4. Conclusions
The VLSI implementation of a discrete-time one-dimensional Cellular Neural Network has been discussed. One of the peculiarities of the proposed architecture is a hardware-multiplexing strategy. This allows to efficiently use the hardware halving the number of multipliers and storing the intermediate results into temporary memories. Simulation results at transistor and functional level have been reported. A CMOS N-well MOSIS Orbit 2\( \mu \) chip is currently in fabrication.

5. References