Third harmonic filtered 13.56 MHz push-pull class-E power amplifier
Gerrits, T.; Duarte, J.L.; Hendrix, M.A.M.

Published in:
Proceedings of the 2010 IEEE Energy Conversion Congress and Exposition (ECCE), 12-16 September 2010, Atlanta, Georgia

DOI:
10.1109/ECCE.2010.5617927

Published: 01/01/2010

Document Version
Publisher’s PDF, also known as Version of Record (includes final page, issue and volume numbers)

Please check the document version of this publication:

• A submitted manuscript is the author’s version of the article upon submission and before peer-review. There can be important differences between the submitted version and the official published version of record. People interested in the research are advised to contact the author for the final version of the publication, or visit the DOI to the publisher’s website.
• The final author version and the galley proof are versions of the publication after peer review.
• The final published version features the final layout of the paper including the volume, issue and page numbers.

Link to publication

Citation for published version (APA):

General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

• Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
• You may not further distribute the material or use it for any profit-making activity or commercial gain
• You may freely distribute the URL identifying the publication in the public portal

Take down policy
If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.

Download date: 27. Dec. 2018
Abstract—A novel energy efficient power amplifier designed to drive an inductive load is presented in this paper. In this power amplifier the standard Class-E topology is extended towards a Push-Pull configuration with frequency tripling. By tuning the load network to the third harmonic of the switching frequency, gate driving losses have been decreased. Opportunities and restrictions related to the fundamental change in operation of the amplifier are clarified. Calculations and simulation results are shown as well as experimental results. Furthermore a circuit is presented to further reduce the required power of the gate drive circuit.

I. INTRODUCTION

The Class-E amplifier is a resonant converter that becomes increasingly valuable as a high frequency solid state power converter in both its dc-to-ac (inverter), and dc-to-dc (voltage converter) configuration. This is due to its simple design and high efficiency. In this framework a Class-E Power Amplifier (PA) embedded in a Push-Pull (PP) configuration is designed, aiming to provide 300 Watts of power to an inductively coupled lamp bulb. Around the output frequency \( f_{\text{sw}} \) of 13.56 MHz, the lamp bulb electric equivalent circuit consists of a series connection of an inductor \( L_{\text{load}} = 2.2 \mu \text{H} \), and a resistor \( R_{\text{load}} = 11 \Omega \).

The Class-E switching mode tuned PA was first introduced in [1], the PP configuration of the Class-E PA was first mentioned in [2]. A variation on this design was previously presented [3] to reduce the higher harmonic content in the load compared to the conventional Class-E. A symmetrical load network arrangement of one inductor and one capacitor, thereby further reducing the total number of used components, was proposed in [3].

Previously implemented Class-E PAs, of comparable output power and with the same output frequency \( f_{\text{sw}} \) of 13.56 MHz, can be found in [4], [5] and [6]. In [4] a 400 Watt PA is presented which has an efficiency \( \eta \) of 84% and a peak voltage across the MOSFET \( v_{ds} \) of 362 Volt. For this design an input power of 22 Watts is needed to drive the gate of the MOSFET. In [5] and [6], a 1 KW PA is implemented with an \( \eta \) of 85 and 86% respectively. When delivering 300 Watts of power these PAs have an \( \eta \) of 85 and 95% respectively. The remark that needs to be made here is that all three amplifiers were designed for a 50 \( \Omega \) load impedance, which is substantially higher than the 11 \( \Omega \) required in this application, resulting in lower currents and therefore a higher \( \eta \). Moreover, the design in [6] excludes the required power to drive the gate in the \( \eta \) calculation, thereby resulting in a very high \( \eta \) (95%) at low power levels. In [5] the required gate driving power is 45 Watts. This high number is due to the combination of a large gate capacitance, 15 V gate voltage and the high switching frequency \( f_{\text{sw}} \). To avoid losses of this magnitude in the gate driver, this paper proposes a combination of two solutions i.e. third harmonic filtering and resonant gate driving.

Intentionally filtering out one higher harmonic of \( f_{\text{sw}} \) in the load network has not yet been tried in a conventional Class-E PA. Looking at the design assumptions stated in [1], this is because the Radio Frequency Choke (RFC) feed inductor is chosen sufficiently large to act as a source of substantially constant current. In the Class-D topology this principle has been used before [7]; but no power loss reduction in comparison to base harmonic operation is stated.

Various resonant gate driving circuits have been presented in the last decade [8]–[11]. All these circuits aim to completely recover the energy stored in the input capacitance \( C_{iss} \) when turning the MOSFET off. Ideally it is possible to operate the resonant gate driver circuit without losses i.e. with a balanced energy exchange mechanism between the gate of the MOSFET and a passive circuit. Main differences between the reported gate drive topologies are the number of active components, their switching sequences, and the way in which the recovered energy is managed.

The design of the proposed PA has been changed significantly in comparison to the conventional Class-E. This PA delivers a High Frequency (HF) voltage to the load and it does this with the switches operated at one-third of the resonant load frequency, i.e. 4.52 MHz \( f_{\text{sw}} \), to reduce the switching losses. An extra feature to further reduce the power consumption of the amplifier is the charge exchange mechanism with which the gates of the MOSFETs are driven. The opportunities and restrictions in comparison with conventional Class-E amplifiers will be explained and experimental results are presented.

II. CONVERTER DESIGN

In order to find the optimal converter for this specific application, other resonant converter topologies (Class-D [12], F [13], and E/F [14]) were also investigated. To be able to determine which topology is most suitable, the filtering capability, or Quality factor \( Q \) of the load itself must be clarified first. For the given combination of \( L_{\text{load}} \) and \( R_{\text{load}} \),
Q can be calculated with:

\[
Q = \frac{P_{\text{stored}}}{P_{\text{dissipated}}} = \frac{I^2 X}{T^2 R} = \frac{2 \pi f_o L_{\text{load}}}{R_{\text{load}}} = 17. \quad (1)
\]

From (1) the conclusion can be drawn that this load circuit has excellent filtering properties. The Class-E configuration is thought to be the best solution for the given load specification, as a result of that. The motivations for this choice will be explained in the following.

The Class-E tuning approach has been designed as a time-domain technique with the active device treated as an ideal switch: assume an open circuit during the off state and a perfect short during the on state. The basic Single Stage (SS) Class-E topology and its optimal waveforms are depicted in Fig. 1a. To make a time-domain analysis of the circuit possible, restrictions on the waveforms have to be made according to [1]. An amplifier with a switch and a resonant load network which meets these criteria is called Optimum Class-E. The cited criteria can be translated to a set of equations:

\[
v_{ds}(t) \mid t = kT = 0, \quad (2)
\]

\[
\frac{dv_{ds}(t)}{dt} \mid t = kT = 0. \quad (3)
\]

Where \( T = 1/f_{sw} \) is the duration of one period, \( k \) is an integer, and \( v_{ds}(t) \) is the drain to source voltage across the switch. The second term (3) ensures that the drain current, \( i_d(t) \) is equal to zero at switch on since the drain source capacitance \( (C_{ds}, \text{Fig. 1}) \) has been fully discharged by then. Analysis of the Class-E PA based on this set of assumptions is done in many papers, e.g., [2], [15]–[17] and has been expanded for analysis considering a finite input inductor [18], [19]. Main problem using these design procedures is that they are only valid for base harmonic tuning because of (3). If e.g. the optimum Class-E PA of [18] is switched at 1/3 of the designated frequency, the voltage across the ideal switch starts to resonate at \( f_o \) (Fig. 1) depending on the combination of components in the load circuit. This leads to negative voltages across the switch, which is not possible when a MOSFET is used. As a result of this, the PA cannot operate in optimal mode, and is therefore called Suboptimal Class-E.

A. The Push-Pull Configuration

The PP configuration (Fig. 1b) is chosen for this application for multiple reasons from which filtering is the most important one. By switching the legs of the PA alternating with a duty-ratio \( D = 0.5 \) and a phase difference between the two legs (\( \phi \) of \( \pi \), all the even harmonics of \( f_{sw} \) generated by M1 will be canceled out by the same signal generated in M2 due to its anti-phase. MOSFET conduction loss, and the resulting thermal stress problems are the second reason to choose for PP. The desired output power of 300 W in combination with an aimed efficiency around 90% means 33 W of loss in total. Given a passive cooling mechanism, distributing losses over more than one switch is desirable.

In the PP circuit there are three resonant circuits that determine the behaviour of the circuit, namely the parallel resonances in the two legs (P1 and P2) and the series load resonance (S), as indicated in Fig. 1b. An extra difficulty is the non linear output capacitance of the MOSFETs in P1 and P2. Therefore the total \( C_{ds} \) is first determined using an ideal switch, and will be replaced with a MOSFET model and fixed value capacitors to minimize the non linearity influence.

To make third harmonic tuning possible, a few changes to the general Class-E have to be made. The first change is that the input inductors \( (L_{in}, \text{Fig. 1b}) \) must allow the current from the DC-supply to contain the base harmonic and especially the third harmonic of \( f_{sw} \). Another parameter that needs to be accurately determined is the shunt capacitor \( (C_{ox}) \), which has to resonate with \( L_{in} \), and the load network at \( f_o \) during the off state. Finally, in order to guarantee subresonant operation, \( L_x \) should represent a substantial part of \( L_{load} \). At the same time a suitable value for \( C_{ds} \) and \( L_I \) is required to maximize the third harmonic content, to reduce the peak voltage across the MOSFET \( (v_{ds}) \), to maximize \( \eta \), and to minimize the non linear effect of the output capacitance of the MOSFET \( (C_{ox}) \). In the following simulations an optimum for these arguments is found and the final PP amplifier is tested.

B. Model Analysis and Simulations

To determine the optimal component combination, first an ideal switch (on resistance, \( R_{\text{ds(on)}} = 100 \, \text{m} \Omega \)) with a fixed capacitance in parallel and a diode anti-parallel (forward voltage, \( v_{fwd} = 1 \, \text{V} \)) to it are used. To ensure an sufficiently high lifetime of the MOSFET, the maximum allowed peak voltage across the switch is set to 75% of the maximum voltage across the MOSFET \( (v_{ds} = 450 \, \text{V} \) for a 600 V device). During the simulations a variable supply voltage \( (V_{\text{pa}}, \text{Fig. 3}) \) is used as indicated in Tab. I. Various combinations of \( L_{in}, C_{ds} \), and \( L_x \) are used, to determine which combination results in the maximum efficiency. Because of the already high Q of the load network (1), the series capacitance \( (C_s) \) is increased and the inductance \( (L_{load} = L_s + L_x, \text{Fig. 1a}) \) is kept constant. This gives the same result as using an additional inductor \( L_x \), i.e. a subresonant load network.

The optimum combinations of \( L_{in}, C_{ds} \) and \( C_s \) when using an ideal switch are depicted in Tab. I, the simulated gate drive
losses (Sec. III, 3.4 W in total) are taken into account here. Simulations using higher values for $L_{in}$ are also carried out to reduce the input currents ($i_1$ & $i_2$, Fig. 3) but this resulted in too high values for $v_{ds}$. The results shown in Tab. I are obtained without the ESR losses of the various components, these are added in Sec. II-D.

**TABLE I
EFFICIENCY AS FUNCTION OF BEST COMPONENT COMBINATIONS**

<table>
<thead>
<tr>
<th>$L_{in}$[nH]</th>
<th>$C_{ds}$[pF]</th>
<th>$C_s$[pF]</th>
<th>$V_{pa}$[V]</th>
<th>$V_{ds}$[V]</th>
<th>$\eta$[%]</th>
</tr>
</thead>
<tbody>
<tr>
<td>550</td>
<td>500</td>
<td>65</td>
<td>90</td>
<td>443</td>
<td>96</td>
</tr>
<tr>
<td>550</td>
<td>700</td>
<td>65</td>
<td>99</td>
<td>450</td>
<td>96.3</td>
</tr>
<tr>
<td>550</td>
<td>500</td>
<td>68</td>
<td>80</td>
<td>440</td>
<td>96.3</td>
</tr>
<tr>
<td>550</td>
<td>700</td>
<td>68</td>
<td>75</td>
<td>450</td>
<td>97</td>
</tr>
</tbody>
</table>

From Fig. 2a it becomes clear that only for a high $C_{ds}$ the derivative of the voltage goes to zero, which is an optimal Class-E demand. A disadvantage is that the third harmonic of the switching frequency is relatively small in this situation, resulting in a lower efficiency than a waveform which does not satisfy this demand. From this it can be concluded that this requirement is incompatible when tuning for frequency tripling. The high Q of the load network is clearly visible in figure 2b, a small difference in $C_s$ results in a different response.

From table I it can be concluded that for this situation the combination of $L_{in} = 550$ nH $C_{ds} = 700$ pF and $C_s = 68$ pF is the most efficient solution satisfying all demands.

**C. Component Selection**

Due to the strict requirements, an extensive selection for all components is carried out. For the MOSFET, the most important are the channel resistance ($R_{ds(on)}$), the $C_{iss}$ and with it the dynamic characteristics, and the already mentioned $v_{ds}$. Furthermore should the $C_{oss}$ be as low as possible, but certainly smaller than the required total $C_{ds}$. The capacitors used are mainly selected on HF losses (ESR), low capacitance variation between devices and as a function of temperature due its C0G dielectric, and allowed terminal voltage. To spread the current and reduce the ESR, each of these capacitors are build up out of paralleled capacitors. Due to the high voltage across $C_s$ and $v_{ds}$, also multiple devices are placed in series. For the additional buffer capacitor ($C_{PA}$ Fig. 3) the ESR at $f_o$ is crucial, as well as the allowed voltage. The inductor requirements are explained in Sec. IV An overview of the selected components is shown in Tab. II, and correspond to Fig. 3. The mentioned ESR is the actually measured resistance at $f_o$ of the full set of components representing the corresponding device. Now that all the passive components are set and a suitable MOSFET has been chosen, the behaviour of the circuit can be compared to the ideal switch situation.

**TABLE II
PA COMPONENT KEY PARAMETERS**

<table>
<thead>
<tr>
<th>Component</th>
<th>Type nr.</th>
<th>Key parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td>$M_1$, $M_2$</td>
<td>ST26NM60 [20]</td>
<td>$C_{oss} = 165$pF, $R_{ds(on)} = 125$mΩ</td>
</tr>
<tr>
<td>$C_s$</td>
<td>Murata ERB</td>
<td>500 V ESR = 140mΩ</td>
</tr>
<tr>
<td>$C_{ds(on)}$</td>
<td>Murata ERB</td>
<td>500 V ESR = 30mΩ</td>
</tr>
<tr>
<td>$C_{PA}$</td>
<td>Yageo Class1 NP0</td>
<td>100 V 18 nF, 6 parallel ESR = 10mΩ</td>
</tr>
</tbody>
</table>

**D. Topology Efficiency Comparison**

The total setup of the PA amplifier is simulated to verify if the circuit works as intended. A model with all the loss mechanisms is made to determine the efficiency of the full converter. The total schematic with all components and their ESRs is depicted in Fig. 3. In this research a first order intrinsic MOSFET model with non linear capacitors is used. A MOS tool [21] is used to model the device for simulations. From first simulations with the selected MOSFET and passive components, $v_{ds}$ exceeded the demand, and $C_{ds}$ is therefore lowered to 600 pF. From its data sheet [20] it can be found that the $C_{oss}$ of the device is approximately 165 pF for
\[ v_{ds} = V_{PA}/(1 - D) = 154 \text{ V} \] during the off state. With an optimal total \( C_{ds} \) of 600 pF, the additional fixed capacitance \( (C_{ds(fix)}) \) must be 435 pF. Small variations in \( C_{ds(fix)} \) are required to compensate the variations of the build inductors \( L_{in1} \) and \( L_{in2} \) (Sec. IV), their values are \( C_{ds(fix)} = 445 \) pF and \( C_{ds(fix)} = 439 \) pF. The efficiency and absolute losses of the proposed solution are summarized and compared to base harmonic tuned Class-E in Tab. III. From these results it can be concluded that the proposed solution has an overall increased efficiency, which is mainly due to the lower gate driver and MOS switching losses. The main disadvantage is the increase in ESR losses due to the use of high voltage components, in combination with a higher relative RMS input current.

### Table III

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Loss</td>
<td>( P_o = 300 \text{ W} )</td>
<td>( P_o = 400 \text{ W} )</td>
<td>( P_o = 1 \text{ kW} )</td>
</tr>
<tr>
<td>Gate Driver</td>
<td>5 W, Sec. V</td>
<td>22 W</td>
<td>45 W</td>
</tr>
<tr>
<td>percentage</td>
<td>13 %</td>
<td>28 %</td>
<td>20 %</td>
</tr>
<tr>
<td>MOS conduction</td>
<td>10 W</td>
<td>30 W</td>
<td>65 W</td>
</tr>
<tr>
<td>percentage</td>
<td>26 %</td>
<td>39 %</td>
<td>28 %</td>
</tr>
<tr>
<td>MOS switching</td>
<td>8 W</td>
<td>14 W</td>
<td>112 W</td>
</tr>
<tr>
<td>percentage</td>
<td>21 %</td>
<td>18 %</td>
<td>49 %</td>
</tr>
<tr>
<td>ESR</td>
<td>15 W</td>
<td>12 W</td>
<td>8 W</td>
</tr>
<tr>
<td>percentage</td>
<td>40 %</td>
<td>15 %</td>
<td>3 %</td>
</tr>
<tr>
<td>Absolute loss</td>
<td>38 W</td>
<td>78 W</td>
<td>230 W</td>
</tr>
<tr>
<td>Efficiency</td>
<td>89 %</td>
<td>84 %</td>
<td>81 %</td>
</tr>
</tbody>
</table>

This results in a calculated loss of 3.3 W per MOSFET, using a 26NM50 from ST [20] with a drive voltage \( (V_{dc}) \) of 10 V and a gate charge of 73nC (Tab. IV).

The additional power loss due to hard switching is caused by the dissipation of the energy stored in the output capacitances \( (C_{oss}) \) of the HB. These losses can be determined using:

\[ P_{C_{oss}} = 2C_{oss}V^2_{dc}f_{sw}. \]  

The third loss component is caused by the conduction losses through the HB MOSFETs. These losses can be calculated with:

\[ P_{R_{ds(on)}} = R_{ds(on)}I_{ds1}^2 + R_{ds(on)}I_{ds2}^2. \]  

Resonant gate drivers are a efficient alternative to a conventional VSD to drive power MOSFETs, if properly operated. In [8] the first effort was made to come up with a so called Resonant Transitions (RT) circuit and in [9] an extensive analysis of the same circuit was performed. The circuit consists of a current source with a HB (Fig. 5a) to switch the direction of the current. The resonant circuit \( L_{gate}C_{iss} \) is formed only during transitions i.e. when both \( M_1 \) and \( M_2 \) are off, clarifying the name of the circuit. When the gate is fully charged to \( V_{dc} \),
$M_1$ is turned on to provide a low impedance path from the gate to $V_{dc}$ (Fig. 5b). Provided that $C_{buf}$ is large enough, the steady state voltage across $V_{Cbuf} \approx D V_{dc}$ with an ac ripple depending on the value of $C_{buf}$ and the power drawn per cycle. A disadvantage of this topology is that during $T - 2T_d$ one of the HB MOSFETs is conducting, decreasing the efficiency. The required inductance to drive the main MOSFET (Tab. IV) can be determined with:

$$L_{gateRT} = \frac{D(1 - D)T_d}{2C_{iss}f_{sw}} = 316 \mu H,$$

(7)

where the dead time ($T_d$) has been set to 15% of $T$ to avoid cross conduction through the HB. The maximum current through the inductor ($I_{max}$) can subsequently be determined using:

$$I_{max} = \frac{D(1 - D)V_{dc}T_d}{2L_{gateRT}} = 873 mA.$$

(8)

In [10] a Passive Clamping Resonant (PCR) gate driving configuration is introduced. The circuit consists of a HB, an inductor as resonant element, and a set of free running anti-parallel diodes. Main difference with the RT circuit is that here the MOSFETs are only turned on for a short period of time to change $v_{gs}$. The diodes provide a return path for $i_L$ when $C_{iss}$ is charged. Downside of the topology is that the value of the resonant inductance depends on the required rise time for $v_{gs}$ and the gate capacitance of the upper MOSFET ($M_1$). This results in a low inductance for this application due to the high value of $f_{sw}$, and with that high RMS losses. The required resonant inductance $L_{gatePRC}$ can be calculated as:

$$L_{gatePRC} = \left(\frac{2T_d}{\pi}\right)^2 \frac{1}{C_{iss}} = 154 nH.$$

(9)

Simulations on the RT and PRC gate driving topology are carried out to determine the most suitable topology. The key parameters of the used components can be found in Tab. IV.

<table>
<thead>
<tr>
<th>Component</th>
<th>Type</th>
<th>Key parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td>Main MOSFET</td>
<td>ST26NM60</td>
<td>$Q_{ds} = 730 \mu C$; $R_{ds(on)} = 125 m\Omega$</td>
</tr>
<tr>
<td>P-MOS M1</td>
<td>Si4532DY-P</td>
<td>$C_{oss} = 180 pF$; $R_{ds(on)} = 62 m\Omega$</td>
</tr>
<tr>
<td>N-MOS M2</td>
<td>Si4532DY-N</td>
<td>$C_{oss} = 110 pF$; $R_{ds(on)} = 44 m\Omega$</td>
</tr>
<tr>
<td>D1,2 (PRC)</td>
<td>PMEG2020A</td>
<td>$V_F = 380 V@1 A_{pk}$</td>
</tr>
<tr>
<td>$I_{gateRT}$</td>
<td>3615uH33-K</td>
<td>$R_{dc} = 50 m\Omega$; $L = 330 nH \pm 10%$</td>
</tr>
<tr>
<td>$I_{gatePCR}$</td>
<td>3615uH15-K</td>
<td>$R_{dc} = 90 m\Omega$; $L = 150 nH \pm 10%$</td>
</tr>
</tbody>
</table>

The RT gate driver circuit with a 330 nH inductor has high Hard Switching (HS) losses due to the slow transitions between $V_{dc}$ and ground. Simulations with lower inductance values for $L_{gateRT}$, are carried out to find an optimum combination of the lowest RMS and HS losses. The results of this simulation sequence can be found in Tab. V, where also the losses of a VSD are added for comparison. Based on these results a 150 nH inductor should be chosen. The falling edge however, has a discontinuity around the threshold level of the main MOSFET, which could result in duty cycle variation (Fig. 6). The 100 nH inductor is therefore chosen as the best solution. The resistance $R_{dc}$ in Tab. V represents the ESR of that specific inductor. The waveforms of $v_{gs}$ for different inductance values can be found in Fig. 6. The rise ($t_{rise}$) and fall time ($t_{fall}$) of $v_{gs}$ with the 100 nH inductor RT gate driver is approximately 16 ns. PCR simulations show 3.8 W of losses when achieving the same $t_{rise}$ & $t_{fall}$ times, due to a $L_{gatePCR}$ of 35 nH. The RT circuit is therefore chosen as the gate driver for this application.

<table>
<thead>
<tr>
<th>Inductance [nH]</th>
<th>$I_{max}$ [A]</th>
<th>$R_{dc}$ [m$\Omega$]</th>
<th>$P_{loss}$ [W]</th>
</tr>
</thead>
<tbody>
<tr>
<td>VSD</td>
<td>4.4</td>
<td>0</td>
<td>3.4</td>
</tr>
<tr>
<td>50</td>
<td>6.1</td>
<td>14</td>
<td>4.1</td>
</tr>
<tr>
<td>80</td>
<td>3.6</td>
<td>20</td>
<td>2.4</td>
</tr>
<tr>
<td>100</td>
<td>2.7</td>
<td>27</td>
<td>1.7</td>
</tr>
<tr>
<td>150</td>
<td>1.7</td>
<td>30</td>
<td>1.4</td>
</tr>
<tr>
<td>220</td>
<td>1.1</td>
<td>35</td>
<td>1.7</td>
</tr>
<tr>
<td>330</td>
<td>0.8</td>
<td>50</td>
<td>2.1</td>
</tr>
</tbody>
</table>

In [10] a Passive Clamping Resonant (PCR) gate driving configuration is introduced. The circuit consists of a HB, an inductor as resonant element, and a set of free running anti-parallel diodes. Main difference with the RT circuit is that here the MOSFETs are only turned on for a short period of time to change $v_{gs}$. The diodes provide a return path for $i_L$ when $C_{iss}$ is charged. Downside of the topology is that the value of the resonant inductance depends on the required rise time for $v_{gs}$ and the gate capacitance of the upper MOSFET ($M_1$). This results in a low inductance for this application due to the high value of $f_{sw}$, and with that high RMS losses. The required resonant inductance $L_{gatePRC}$ can be calculated as:

$$L_{gatePRC} = \left(\frac{2T_d}{\pi}\right)^2 \frac{1}{C_{iss}} = 154 nH.$$

(9)

Simulations on the RT and PRC gate driving topology are carried out to determine the most suitable topology. The key parameters of the used components can be found in Tab. IV.

**IV. Inductor Design**

With efficiency being the most important application requirement, an input inductor has to be developed that contributes...
to this goal. The RMS current flowing through the inductors \((I_{1,2})\) is 6.7 A, and has a main frequency component of \(f_{sw}\). Therefore a coil needs to be designed with a low ESR at this frequency. Important choices that have to be made is the type of conductor, whether magnetic material will be used and the shape of the coil and coil-former. The main problems faced when developing a inductor for the designated frequency range are the skin and the proximity-effect.

As can be concluded from the previous, an input inductor must be designed which meets the following demands, sorted by importance for this application:

1) The inductance must be 550nH, ±5% allowed deviation.
2) The overall loss of the coil must be as low as possible.
3) The coil should be as compact as possible.

In order to minimize the skin effect, copper strip of 35\(\mu\)m thick and 6.35 mm wide is used. Downside of copper strip is that its very wide so a clever way of winding it must be found, which is presented in [22].

As can be found in [23], a solenoid uses the least space for a coil with a given inductance. But a solenoid does not encapsulate the magnetic field it generates, thus it would have to be placed further away from the rest of the circuit, resulting in extra effective space for the inductor. Another disadvantage is that the two inductors would interfere with each other causing a change in their inductance. To be able to comply with the given demands 1 and 3, a toroid shape is chosen for this application.

Once the shape of the coil is known, the size of the required inductor core should be determined. The basic idea is to comply with demand 3, which means that the maximum outer diameter \((d_o)\) of the coil is 50 mm. The minimum inner diameter \((d_i)\) is set to be 20 mm, to maximize the enclosed surface. The value of \(d_i\) is limited by the width of the copper strip in combination with the number of windings \((N)\). The number of windings is set to 7.

The required height for the core can be determined according to [22] with :

\[
h = \frac{\pi}{N^2 \ln \left( \frac{d_i}{d_o} \right)} \left[ \frac{2L}{\mu_0} \left( \frac{d_i + d_o}{2} \right) \left[ \ln \left( \frac{d_o + d_i}{d_o - d_i} \right) - 2 \right] \right]
\]

\[
= 59 \text{mm}
\]

\[(10)\]

where \(\mu_0\) is the permeability of free space, and \(L\) the required inductance. Two test inductors were first build to verify (10), and from this a compensation factor of 0.712 is calculated. The resulting height of the inductor is 42mm.

The strip length \(l_{\text{strip}}\) resulting from the calculated parameters is 794 mm. The skin depth in copper at \(f_{sw}\) is equal to 31 \(\mu\)m, therefore the skin effect can be neglected in this 35 \(\mu\)m thick conductor. The calculated ESR of the strip \((R_{\text{strip/m}})\) is equal to 77 \(m\Omega/m\), the resulting \((R_{\text{strip}})\) for the given \(l_{\text{strip}}\) should therefore be 61 \(m\Omega\). The measured ESR of a straight piece of copper strip (1 meter) is equal to 173 \(m\Omega\).

The large difference can be a result of impurities in the copper or a deviant thickness, increasing its electrical resistivity. The measured value of \(R_{\text{strip}}\) is used in the loss comparison of Tab. VI.

Since demand 1 can be satisfied with both a magnetic or air core inductor, a theoretical comparison is made between an air core inductor and two configurations of magnetic material. The aim was to verify which suits demand 2 best and whether the decrease in wire length is sufficient to compensate for the core loss. The magnetic cores used are the T175-2, and T157-6 (Micrometals). The peak AC flux density is denoted by \(B_{ac}\).

<p>| TABLE VI | INDUCTOR LOSS COMPARISON |</p>
<table>
<thead>
<tr>
<th>Core type</th>
<th>L [nH]</th>
<th>N [#]</th>
<th>(B_{ac}) [mT]</th>
<th>(P_{\text{core}}) [W]</th>
<th>(l_{\text{strip}}) [mm]</th>
<th>(P_{\text{Cu}}) [W]</th>
<th>(P_{\text{total}}) [W]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Air</td>
<td>550</td>
<td>7</td>
<td>0.6</td>
<td>-</td>
<td>794</td>
<td>6.2</td>
<td>6.2</td>
</tr>
<tr>
<td>T175-2</td>
<td>540</td>
<td>6</td>
<td>6.4</td>
<td>4.6</td>
<td>293</td>
<td>2.3</td>
<td>6.9</td>
</tr>
<tr>
<td>T157-6</td>
<td>564</td>
<td>7</td>
<td>7.2</td>
<td>4.3</td>
<td>307</td>
<td>2.4</td>
<td>6.7</td>
</tr>
</tbody>
</table>

and \(l_{\text{strip}}\) is the length of strip needed to wind the core N times.

From Tab. VI it can be concluded that for this combination of parameters an air core coil is the most efficient solution.

To verify the presented theory in practice the inductors are build. To minimize the radiated magnetic field of the inductors one is wound CW and the other CCW. The material used for the toroid coil-former is Delrin, a polymer grade which can withstand temperatures up to 200 \(^\circ\)C. A comparison between the theory and the two actually manufactured inductors can be found in Tab. VII. The tested frequency range \(\Delta f\) used is that from 3 MHz till 15 MHz. From Tab. VII it can be concluded

<p>| TABE VII | INDUCTOR IN THEORY AND PRACTICE |</p>
<table>
<thead>
<tr>
<th>Inductor</th>
<th>L [nH]</th>
<th>ESR [m\Omega]</th>
<th>Q</th>
<th>(\Delta L) [%]</th>
<th>(\Delta ESR) [%]</th>
<th>(\Delta L) [\mu\text{H}]</th>
<th>(\Delta ESR) [m\text{\Omega}]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Theory</td>
<td>550</td>
<td>139</td>
<td>112</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Inductor I</td>
<td>538</td>
<td>141</td>
<td>108</td>
<td>-2.2</td>
<td>1.4</td>
<td>-125</td>
<td>5.1</td>
</tr>
<tr>
<td>Inductor II</td>
<td>545</td>
<td>139</td>
<td>111</td>
<td>-0.9</td>
<td>0</td>
<td>-75</td>
<td>5</td>
</tr>
</tbody>
</table>

that the theoretically determined height \(10\) results in two inductors with an inductance well within the 5% tolerance stated in demand 1 if the compensation factor is used.

V. EXPERIMENTAL RESULTS

The 13.56 MHz Class-E Push-Pull amplifier is build, Fig. 7 shows the implemented amplifier. The PCB that has been designed is clearly visible as is the passive cooling element on which it is mounted. To be able to adequately cool the main MOSFETs, a window is milled out of the PCB for each of them. The crystal oscillator and dead time control circuitry are placed on the lower left side of the PCB, the PA part including the input inductors designed in Sec. IV can be found in the upper right corner.
A. Resonant Transitions Gate Driver

To verify whether the gate driver operates as intended in Sec. III, measurements are carried out. A picture of $v_{gs}$ of both the RT gate driver waveforms of $M_1$ ($v_{gs1}$) and $M_2$ ($v_{gs2}$) can be found in Fig. 10. When comparing these waveforms to the simulations it can be concluded that $t_{rise}$ and $t_{fall}$ are approximately 20 ns each, being slightly higher than the predicted value. The voltage however, is not clamped to the supply voltage ($V_{gs}$) or ground level, this is due to the inductance formed by the piece of PCB track from the HB to the gate of the main MOSFET. The duty cycle of $v_{gs1}$ and $v_{gs2}$ is 46%, being slightly less than intended. To verify if the proposed circuit reaches the calculated power loss reduction of 50%, additional measurements are carried out. The power loss of the RT gate driver is measured over a long period of time (30 min.) to ensure thermal stability. The resulting power needed to drive the main MOSFET is 2.6 W, which is significantly higher than the calculated 1.7 W. To clarify the large difference, the frequency response of the 100nH inductor was measured to verify the data stated in its data sheet. The measured inductance and ESR of the inductor at $f_{sw}$ are 90 nH and 90 mΩ respectively. The decrease in inductance as well as the larger ESR results in a higher RMS current and with losses in the circuit. With these values an additional simulation was done which resulted in 2.3 W of loss. The additional difference is due to small variations in the gate drive signals of $M_1$ and $M_2$ (Fig. 5a). The loss of the VSD is also measured for comparison, with 3.4 W this was the same as the calculated value. The final reduction in power required to drive the ST26NM60, is 24% with the circuit presented here.

B. Power Amplifier

Measurements on the PP PA are carried out. To avoid breakdown of the main MOSFETs during the measurements, a supply voltage ($V_{pp}$) of 50 V was used during the first measurements. The resulting optimal $C_{ds(fix)1} = 370$ and $C_{ds(fix)2} = 364$ pF were used. The resulting waveforms of $v_{ds1}$ and $v_{ds2}$ are depicted in Fig. 8, the current through the load network is also shown here, with a RMS value ($I_L$) of 2.6 A.

From Fig. 8 it can be concluded that $v_{ds1}$ and $v_{ds2}$ do not have the required shape. The simulated peak voltage across the MOSFET ($v_{ds}$) should be approximately 280 V in this configuration. In order to get the required power into the load network, the waveforms should have a lower $v_{ds}$ with a constant average voltage across the switch i.e. the second peak should be present. Several possible solutions to this problem have been examined. The first idea was to vary $C_{ds(fix)1,2}$ because of the very non linear behaviour of $C_{oss}$. The second idea was to use a different type of MOSFET, with an even lower $C_{oss}$ in order to decrease its influence. The final idea was to measure and compare the impedance of the two parallel resonance loops (P1 and P2, Fig. 1b). The impedance of the loops was tuned by making small changes in the fixed capacitor values ($C_{ds(fix)1,2}$) and repositioning the input inductors ($L_{in(1,2)}$). The difference in measured frequency sweep impedance response between P1 and P2 before and after the tuning can be found in Fig. 9a and b respectively. The normalized frequency in Fig. 9 is determined by measuring the total parallel impedance response of P1 and P2 together. The frequency corresponding to the maximum impedance point was chosen as the unity frequency.

Fig. 7. Implemented power amplifier, dimensions in mm.

Fig. 8. $i_L$, $v_{ds1}$ and $v_{ds2}$. $t = 100\text{ms/div}, I = 5 \text{A/div}, V = 100\text{V/div}$.

Fig. 9. Impedance of P1 and P2 dependent of the frequency.

The final measurements were carried out using a new type of MOSFET and the improved parallel resonance loops. The MOSFETs used in the final setup were two ST20NM50 devices.
with a very low $C_{oss}$, especially at low $v_{ds}$ values ($C_{oss} \approx 3$ nF at $v_{ds} = 0$ V). These devices have a $V_{dss}$ of 500 V and are therefore only suitable for testing purposes. The used values for $C_{ds}(f_{iz})$ in this setup were 395 and 370 pF respectively, and $v_{gs} = 50$ V. The resulting waveform of $v_{d1}$ has the intended shape and $v_{ds}$, but $v_{d1}$ does not (Fig. 10). This is due to a small phase angle error between $v_{gs1}$ and $v_{gs2}$ causing an unbalanced energy distribution in the circuit. No total efficiency measurement was done because the PA did not fully function as intended.

![Waveforms](image)

**Fig. 10.** Waveforms of $v_{ds}$ and $v_{gs}$ of $M_1$ and $M_2$, $t = 200\text{ns/div}$, $v_{gs} = 10 \text{ V/div}$, $v_{ds} = 100\text{V/div}$. 

**VI. CONCLUSIONS**

In this paper a novel approach for driving a Class-E PA is presented. Simulations on the proposed circuit were performed, and showed that an efficient energy conversion to a high frequency load network is possible. The measurements on the build PA however, show that there are a lot of essential parameters that need to be very accurate and stable. The maximum efficiency bottlenecks in this circuit are mainly the ESR of the air core inductors and $C_s$. The most critical parameter of the MOSFET is the output capacitance, which is limited by the ideal total drain source capacitor value $C_{ds}(f_{iz})$. The simulated maximum efficiency of 89% is an evident improvement opposing [4]–[6]. The proposed circuit proves to be an efficient solution for HF power conversion, which can be beneficial in future Class-E designs. Less demanding component requirements would moderate the design procedure.

An efficient gate drive circuit is presented. The measured losses are somewhat higher than simulated, but still a significant improvement is shown when compared to [4], [5].

A trustworthy method is presented to design inductors for the low inductance range, aimed to have as low as possible overall loss. Thicker copper strip should be used to decrease the ESR of the input inductors to an acceptable level.

**REFERENCES**


