High-performance InP-based photodetector in an amplifier layer stack on semi-insulating substrate

Citation for published version (APA):

DOI:
10.1109/LPT.2008.2005425

Document status and date:
Published: 01/01/2008

Document Version:
Publisher’s PDF, also known as Version of Record (includes final page, issue and volume numbers)

Please check the document version of this publication:
• A submitted manuscript is the version of the article upon submission and before peer-review. There can be important differences between the submitted version and the official published version of record. People interested in the research are advised to contact the author for the final version of the publication, or visit the DOI to the publisher’s website.
• The final author version and the galley proof are versions of the publication after peer review.
• The final published version features the final layout of the paper including the volume, issue and page numbers.

Link to publication

General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

• Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
• You may not further distribute the material or use it for any profit-making activity or commercial gain
• You may freely distribute the URL identifying the publication in the public portal.

If the publication is distributed under the terms of Article 25fa of the Dutch Copyright Act, indicated by the “Taverne” license above, please follow below link for the End User Agreement:
www.tue.nl/taverne

Take down policy
If you believe that this document breaches copyright please contact us at:
openaccess@tue.nl
providing details and we will investigate your claim.

Download date: 07. Apr. 2019
High-Performance InP-Based Photodetector in an Amplifier Layer Stack on Semi-Insulating Substrate

Ling Xu, Student Member, IEEE, Mahmoud Nikoufard, Xaveer J. M. Leijtens, Member, IEEE, Tjibbe de Vries, Elbertus Smalbrugge, Richard Nötzel, Yok Siang Oei, and Meint K. Smit, Fellow, IEEE

Abstract—A waveguide photodetector (PD) based on semi-insulating (SI) indium phosphide (InP) was simulated, designed, and fabricated. The layer stack for this PD was optimized for use as an optical amplifier or laser and it can be combined with the passive components. By using an SI substrate and deep etching, a small, efficient, and high-speed PD was made, which allows for easy integration of source, detector, and passive optical components on a single chip. A 3-dB bandwidth of 35 GHz and 0.25 A/W external radio-frequency reponsivity is measured at 1.55-μm wavelength for a 1.5-μm-wide and 30-μm-long waveguide PD at −4-V bias voltage. The polarization dependence in the responsivity is less than 0.27 dB.

Index Terms—Photodetector (PD), semi-insulating (SI), semiconductor optical amplifier (SOA).

I. INTRODUCTION

MONOLITHIC integration of different optical building blocks, such as passive waveguide devices (P WDs), semiconductor optical amplifiers (SOAs), photodetectors (PDs), and modulators allows for flexible design of photonic integrated circuits. Previously, we reported on devices based on a combination of P WDs and SOAs, such as multiwavelength ring lasers [1] and mode-locked lasers [2]. This letter focuses on the performance of PDs fabricated in the SOA layer stack and operated by reversely biasing the pn-junction.

Others have presented PDs with increased sensitivity by monolithic integration of a waveguide PD and an SOA in a common layer stack [3]–[5]. In [3], a PD based on bulk material has achieved 20-GHz bandwidth, and in [5] the PD was based on multiquantum-well and achieved 40-Gb/s operation. However, the latter PD is highly polarization-dependent.

In this letter, we present a 35-GHz PD in a bulk SOA layer stack with smaller than 0.27-dB polarization dependence in the responsivity. The active–passive layer stack used for these PDs is shown in Fig. 1. The film layer thickness of the waveguide is 500 nm, both in the absorbing region and in the transparent region, in order to obtain single-mode operation in the transversal direction. The confinement factor multiplied by the material gain coefficient of the SOA/laser based on this layer stack is 1.12 × 10−20 m2 and the threshold current density is about 3 kA/cm2 with cleaved facets at room temperature. One example which monolithically integrates a passive component (a wavelength duplexer), an SOA, and a PD based on this layer stack is the reflective transceiver [6]. It had a 750-μm-long SOA and achieved 5-dB fiber–fiber gain with 100 mA at the gain peak at 1530 nm. The bandwidth of the PD was limited to 14 GHz due to the N-substrate and the bonding wire. To obtain a higher radio-frequency (RF) bandwidth, a semi-insulating (SI) substrate was used to reduce the RF loss and the parasitic capacitance. To further minimize the capacitance, this PD is small and etched through the film until the highly doped N-InP layer. The fabrication technology is completely compatible with the SOA/laser and the passive components. The measurement results show that a 30-μm (80 μm)-long, 1.5-μm-wide deeply etched PD can operate up to 35 GHz (28 GHz) with external RF responsivity up to 0.25 A/W (0.35 A/W) at a wavelength of 1.55 μm. The polarization dependence in the responsivity is less than 0.27 dB (0.2 dB).

II. SIMULATION

To estimate achievable bandwidth based on this layer stack, we calculate the transit time bandwidth (ftr), the resistive–capacitive (RC) time (fRC), and the total bandwidth (ftotal) as a function of the waveguide width and length. The parameters and the equations for calculating the bandwidths and the series resistance of the waveguide PD with different size are given in Table I. The calculated ftr for these PDs is 40 GHz. The parasitic capacitance Cpar is about 12 fF extracted from the experiments. The simulated RC time bandwidth for different widths and lengths is shown in Fig. 2(left). The total bandwidth is primarily limited by the transit time for a 30-μm-long below 2-μm-wide device. The RC bandwidth is

Fig. 1. (left) Active–passive butt-joint layerstack with specifications based on an SI substrate. The unit for the doping level is cm⁻³.

(right) Top view of the fabricated PD.
Fig. 2. Simulated $C_R$ bandwidth (left) and the total bandwidth (right) based on the transit time and the $C_R$ time constant for PDs with different widths and lengths. The depletion layer thickness is calculated to be 550 nm under $4V$.

the limiting factor for a device wider than $4\mu m$. The simulated total bandwidth based on the transit and $C_R$ time is shown in Fig. 2(right) for different widths and lengths. Based on these results, the width of the waveguide PD was designed $1.5\mu m$ to achieve the best performance while normal optical lithography could still precisely define the waveguide. The calculated total resistance ($R_{\text{total}}$) is about 105 $\Omega$ (40 $\Omega$) for 30-$\mu$m (80-$\mu$m) PD, and the $C_R$ bandwidth is about 70 GHz (50 GHz). Therefore, the estimated total bandwidth is 35 GHz (32 GHz) for 30-$\mu$m (80-$\mu$m)-long PD, mainly limited by the transit time.

To minimize the transmission loss, the access waveguide is $3\mu m$ wide, shallowly etched, linearly tapered to the deeply etched 1.5-$\mu$m-wide PD.

### III. Fabrication

The epitaxial material was grown on an SI InP substrate by three-step low-pressure metal–organic vapor phase epitaxy at 625 °C. The first epitaxy finished with a 120-nm-thick SOA active InGaAsP layer ($Q1.55$, $\lambda_{\text{gap}} = 1.55\mu m$), embedded between two quaternary confinement layers ($Q1.25$) with different doping levels, covered by a 200-nm-thick p-InP layer. Next, the active sections were defined by lithography and reactive ion etching (RIE) using a SiN$_x$ layer as the etching mask. In the second epitaxy step, a $Q1.25$ InGaAsP layer was selectively grown for the passive sections with the SiN$_x$ mask protecting the active sections. In the third epitaxy step, the p-doped InP cladding layers with graded doping level and the p-InGaAs contact layer were grown with a total thickness of 1300 nm. The typical reflectivity at butt-joint is lower than $40 \text{dB}$, and the transmission loss is lower than 0.19 dB [8]. There are four different RIE etching steps in total, the etching until the SI-substrate for the ground–signal–ground (GSG) probe pads, deep etching until highly doped n-InP layer for the PD, shallow etching until 100 nm into the waveguide film layer for the access passive waveguide and p-contact layer removal from the passive waveguide (300 nm). Polyimide was spun for passivation and planarization. Before metallization, first we etched back the polyimide in a barrel etcher to expose the p-InGaAs contact layer. Afterwards, we used photoresist as a mask to protect the exposed p-contact, and etch the polyimide directionally to open the n-InP contact layer. To form the metal contact, Ti–Pt–Au were evaporated on the top p-InGaAs and the lateral grounds (n-InP) through lift-off. The gap distance between the p- and n-contact was designed 10 $\mu$m. To minimize the RF transmission loss, the contacts were electro-plated until the thickness of the gold was about 1.5 $\mu$m, which is three times larger than the skin depth. The photograph in Fig. 1 shows fabricated PDs with metal contacts, which were tapered from the PD to the GSG.

---

**TABLE I**

EQUATIONS AND THE PARAMETERS USED FOR THE CALCULATION

<table>
<thead>
<tr>
<th>Equation</th>
<th>Parameters</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>$f_{t_e} = \frac{2v_e}{d_{\text{depl}}}$</td>
<td>$v_e$ and $v_s$: electron and hole velocity</td>
<td>$v_e$: $6.0 \times 10^7$ cm/s, under high electric field</td>
</tr>
<tr>
<td>$d_{\text{depl}}$: depletion layer thickness</td>
<td>$d_{\text{depl}}$: calculated about 550 nm when the PD under $-4$ V bias voltage.</td>
<td></td>
</tr>
<tr>
<td>$\frac{1}{\tau} = \frac{1}{\tau_e} + \frac{1}{\tau_s}$</td>
<td>$\varepsilon_r$: relative permittivity</td>
<td>$\varepsilon_r$: 13</td>
</tr>
<tr>
<td>$\tau_e = \frac{d_{\text{depl}}}{v_e}$</td>
<td>$A$: area of the junction</td>
<td>$\mu_e$ and $\mu_h$: electron and hole mobility</td>
</tr>
<tr>
<td>$\frac{1}{\tau_s} = \frac{d_{\text{depl}}}{v_s}$</td>
<td>$L$ and $W$: length and width of the device</td>
<td>$\mu_e$: $1500$ cm$^2$/s, $\mu_h$: $1 \times 10^6$ cm$^2$/s, n-InP</td>
</tr>
<tr>
<td>$\frac{1}{\tau_{\text{total}}} = \frac{1}{\tau_e} + \frac{1}{\tau_s}$</td>
<td>$R_{\text{in}}, R_{\text{out}}$: p- and n-layer sheet resistance</td>
<td>$W_{\text{in}}$: 10 $\mu$m</td>
</tr>
<tr>
<td>$C_{\text{in}} = \frac{\varepsilon_r}{\varepsilon_0} d_{\text{depl}}$</td>
<td>$d_{\text{in}}, d_{\text{out}}$: p- and n-layer thickness in the ridge</td>
<td>$W_{\text{in}}$, $W_{\text{out}}$: wide for n-contact and $W_{\text{out}}$ is</td>
</tr>
<tr>
<td>$R_{p,n} = \frac{d_{\text{in}}}{W_{\text{in}}} N_p W_{\text{in}}$</td>
<td>$N_p$ and $N_n$: doping level of p- and n-InP</td>
<td>50 $\mu$m wide for n-contact</td>
</tr>
<tr>
<td>$R_{n}\approx \frac{d_{\text{out}}}{W_{\text{out}}} N_n W_{\text{out}}$</td>
<td>$R_{\text{in}}$: resistance from the ridge to n-contact within n-InP layer.</td>
<td>$\rho_{p}$: measured $5 \times 10^{-6}$ $\Omega - \text{cm}^2$ for</td>
</tr>
<tr>
<td>$R_{\text{p,}\text{total}} = R_{p} + R_{n} + (R_{\text{in}} + R_{\text{out}})/2 + R_{\text{cp}}$</td>
<td>$d_{\text{in}}$: the thickness of the unetched slab n-InP.</td>
<td>$1.5 \times 10^{18}$ cm$^{-3}$ p-InGaAs contact and</td>
</tr>
<tr>
<td>$W_{\text{in}}$, and $W_{\text{out}}$: width of the contact</td>
<td>$R_{\text{cp},n}$: contact resistance between the metal and semiconductor material p-InGaAs and n-InP.</td>
<td>$1.0 \times 10^{15}$ cm$^{-3}$ n-InP contact with $25$ nm/$75$ nm/250 nm Ti/Pt/Au.</td>
</tr>
<tr>
<td>$R_{\text{ch}}$: contact resistance of the contact for p-InGaAs and n-InP.</td>
<td>$R_{\text{L}}$: 50 $\Omega$ load</td>
<td></td>
</tr>
</tbody>
</table>

---

**Fig. 3.** Cross section of the PD and the corresponding resistance and capacitance in the PD.
probe pads which have a 100-μm pitch. The central contact is 70 μm wide. The access side was cleaved with about 33% and 26% facet reflectivity ($R_{\text{facet}}$) for transverse-electric (TE) and transverse-magnetic (TM) polarization.

### IV. EXPERIMENTAL RESULTS

The optical signal is coupled into the waveguide via the cleaved facet of the chip. All measurements were performed using on-wafer probing. The deeply etched PDs exhibit low dark current, less than 50 nA at −4 V bias voltage for the PDs up to 80 μm long. To determine the external responsivity for different polarization states, a tunable laser was used as a light source, and the polarization was selected through a polarizer and coupled through a microscope-objective to the waveguide PD. The measured photocurrents for TE and TM at a wavelength of 1.55 μm under −4 V are shown in Fig. 4 for two different lengths. The input optical power in Fig. 4 is the power from the laser ($P_{\text{laser}}$) multiplied by $R_{\text{facet}}$ for TE and TM polarization. The 80-μm-long PD has a higher responsivity than 30-μm-long PD. The polarization dependence in responsivity for 30-μm-long PDs is small, less than 0.27 dB and (0.2 dB).

On-wafer S-parameter measurements are performed in the range of 10 MHz to 67 GHz with a lightwave component analyzer and a 50-GHz RF probe. The PD was biased at −4 V through a 65-GHz bias tee, and the injected wavelength from the lightwave analyzer is 1.55 μm with −1-dBm optical power before the lensed fiber. The measured small signal frequency response (optical-electrical) is given in Fig. 5. The vertical axis is the actual responsivity relative to 1 A/W at different frequencies. Thus the measured RF responsivity of 30-μm-long PD is about 0.25 A/W (0.35 A/W) at 10 MHz to 0.16 A/W (0.18 A/W) at 50 GHz. If we take 5 dB as fiber-chip coupling loss (1.5-dB uncoated facet, 3.5-dB mode mismatching), the internal quantum efficiency is about 64% (89%) at 10 MHz to 41% (46%) at 50 GHz. The measured 3-dB total frequency response is 35 GHz (28 GHz) for 30-μm-long PD, which is in good agreement with the simulated total bandwidth in Fig. 2. The oscillation in the measurement is due to the reflection between the RF probes.

### V. CONCLUSION AND DISCUSSION

By using an Si substrate and deep etching, a small-area waveguide PD based on an amplifier/laser layer stack achieved a responsivity of 35 GHz with 0.25 A/W external RF responsivity, and less than 0.27-dB polarization dependence. This result enables the monolithic integration of source and high-performance PD based on flexible butt-joint active-passive material without the need for a dedicated detector layer stack. It will be suitable for 40-Gb/s operation.

### REFERENCES


