A top-down approach to fabrication of high quality vertical heterostructure nanowire arrays

Wang, Hua; Sun, Minghua; Ding, K.; Hill, M.T.; Ning, C.Z.

Published in:
Nano Letters

DOI:
10.1021/nl2001132

Published: 01/01/2011

Document Version
Accepted manuscript including changes made at the peer-review stage

Please check the document version of this publication:

• A submitted manuscript is the author's version of the article upon submission and before peer-review. There can be important differences between the submitted version and the official published version of record. People interested in the research are advised to contact the author for the final version of the publication, or visit the DOI to the publisher's website.
• The final author version and the galley proof are versions of the publication after peer review.
• The final published version features the final layout of the paper including the volume, issue and page numbers.

Link to publication

Citation for published version (APA):

General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

• Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
• You may not further distribute the material or use it for any profit-making activity or commercial gain
• You may freely distribute the URL identifying the publication in the public portal.

Take down policy
If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.

Download date: 31. Jul. 2017
A Top-down Approach to Fabrication of High Quality Vertical Heterostructure Nanowire Arrays

Hua Wang,† Minghua Sun,† Kang Ding,† Martin T. Hill,‡ and Cun-Zheng Ning*†

†School of Electrical, Computer, and Energy Engineering, Arizona State University, Tempe, Arizona, United States
‡COBRA Research Institute, Eindhoven University of Technology, Eindhoven, The Netherlands

ABSTRACT: We demonstrate a novel top-down approach for fabricating nanowires with unprecedented complexity and optical quality by taking advantage of a nanoscale self-masking effect. We realized vertical arrays of nanowires of 20–40 nm in diameter with 16 segments of complex longitudinal InGaAsP/InP structures. The unprecedented high quality of etched wires is evidenced by the narrowest photoluminescence linewidth ever produced in similar wavelengths, indistinguishable from that of the corresponding wafer. This top-down, mask-free, large scale approach is compatible with the established device fabrication processes and could serve as an important alternative to the bottom-up approach, significantly expanding ranges and varieties of applications of nanowire technology.

KEYWORDS: Reactive ion etching, photoluminescence linewidth, semiconductor nanowires, longitudinal heterostructure, top-down fabrication, self-masking

Semiconductor nanowires have attracted much attention due to their unique electrical and optical properties,1–3 and the related applications in nanoelectronics,4–6 nanophotonics,5–7 and nanogenerators. Controlled fabrication of nanowires with desired longitudinal or axial structures is critical to integrating nanowires into various application platforms.9–12 Despite great success of bottom-up approach, control of longitudinal structures and doping profile remains challenging and far behind maturity levels of corresponding planar heterostructures; whereas top-down approaches have so far been unable to produce complex nanopillar structures down to true nanoscale with high surface quality. Among various bottom-up approaches used to grow nanowires, most of them are based on vapor–liquid–solid (VLS) mechanism2 using chemical vapor deposition (CVD), metalorganic chemical vapor deposition (MOCVD),10 molecular beam epitaxy (MBE),13 or laser-assisted catalytic growth.14 Since the early days of nanowires, great progress has been achieved in the creation of complex radial structures in the nanowires such as core–shell7 and the longitudinal heterostructures.3,15 Even though the bottom-up approaches will continue to play an important role in the creation of various nanowires, there are critical issues that have not been or could not be readily addressed by the bottom-up approaches.16 Chief among them are (1) longitudinal control of structures and doping profiles, which are currently limited to simple heterointerfaces and single p-n junctions; (2) poor surface states control which result in a wide PL spectrum (typically much wider than for the corresponding bulk materials) and thus poor light emission efficiency; and (3) the requirement of metal as catalysts to initiate wire growth, an approach that could lead to metal contamination, incompatibility with standard microfabrication.17,18 While top-down etching techniques have been used for fabricating much larger devices for a long time with complex vertical structures, but it has been infeasible to etch structures down to nanoscale with high quality.

In this paper, we describe an easy and large scale fabrication method using inductively coupled plasma reactive ion etching (ICP-RIE) from MOCVD grown wafer which has complex longitudinal structures and doping profiles built in during the MOCVD growth of the wafer. We demonstrate this approach by realizing InP and InGaAsP/InP nanowires etched from the respective wafers. The etched nanowires showed high crystal quality and with the PL almost indistinguishable from those of the corresponding wafers. Etched from the epitaxial heterostructures, the nanowires can incorporate very complex compositional structure with highly controlled doping profile, such as p-i-n structure with composition graded sections, along the length. The method demonstrated in this paper combines the advantages of the well developed heterostructure growth technology with advanced...
ICP-RIE fabrication capability, assuring the vertical accuracy of the arbitrarily desired structures and the large scale manufacturability.

Two wafer samples were used for nanowire fabrication to demonstrate the powerfulness of the method. The first one is a commercial S-doped n-type InP (100) wafer (InPACT Inc., France), and the second wafer is a custom-designed epitaxial heterostructure grown by a commercial vendor (Landmark Technologies, Taiwan) on an InP (100) substrate. The nanowires were obtained from wafer pieces after etching in a Surface Technologies, Taiwan) on an InP (100) substrate. The nano-heterostructure grown by a commercial vendor (Landmark France), and the second wafer is a custom-designed epitaxial growth method. 

Morphology and microstructure of the InP nanowires were fabricated, the density of the nanowires is estimated to be around 1010 cm–2, which is higher than that of nanowires fabricated by other methods.19

PL measurements were performed to verify the quality of InP nanowires using a near-infrared (NIR) micro-photoluminescence (PL) system. The nanowire samples were excited by a passively mode-locked Ti:sapphire laser (SpectraPhysics Tsunami, 790 nm, 150 fs pulse duration, 80 MHz repetition rate).
Focused by a long working distance lens, the laser beam was directed into the samples at some angle. Then the PL light emission was collected along the substrate normal direction by Mitutoyo objective lens (50×). The signal was coupled to a monochromator with a 150 grooves/mm grating and directed into liquid nitrogen cooled InGaAs array detectors. A vacuum cryostat with nitrogen cooling was utilized for low-temperature PL measurements. The InP nanowires are scratched and dispersed onto quartz substrate to avoid the signal of InP substrate.

Figure 1c shows the room temperature (RT) PL spectra of InP nanowires and compared with that of InP wafer. The PL peaks agree perfectly at 936 nm, while the full width at half-maximum (FWHM) of the PL was 53 nm (75 meV) and 28 nm (40 meV) for the nanowires and the wafer, respectively. PL width is often a good measurement of optical quality of samples, with wider width indicating existence of surface states related to surface damages or surface roughness. Obviously there were surface damages caused by the etching process. Such surface states can be largely removed as we will show later for the case of InGaAsP nanowires.

Even without additional treatment, the peak width of our etched nanowires was much smaller than that of other InP nanowires grown using bottom-up approaches at around 119, 90, 80, and 84 meV, indicating that our nanowires have much less surface state effects than those produced by bottom up approaches.

Figure 1d,e shows nanowires formed when the platen power for the O2 plasma treatment (OPT) was increased to 60 W, while other process parameters during etching and O2 plasma treatment were kept the same as those to form nanowires in Figure 1a,b. As shown in Figure 1d,e, the nanowires had a cone shape, and the diameters of the bottom and the top ends of the nanowires were around 150 nm and tens of nanometers, respectively. The density of the nanowires was sparser than that of nanowires formed with 30 W OPT platen power (Figure 1a,b). Figure 1f shows a top-view SEM image of the nanowires formed when the OPT platen power was set at 40 W. As shown in Figure 1d–f, the platen power for the O2 plasma treatment affects the formation and morphology of the nanowires and can be used as a control parameter for process optimization. And when the OPT platen power is large enough (e.g., 75 W), no nanowires were formed, leaving very smooth and clean InP substrate surface. On the basis of our study, some dependence of size, shape, and length on the process parameters was found. The length of the nanowires could be changed from a few hundred nanometers to a couple of micrometers with different etching times. Among the OPT process parameters, platen power had direct influence on the size and shape of the nanowires. Other OPT process parameters, such as coil power and process pressure, did not change the size and shape significantly, while they may have indirect effects through platen power to change the density of the nanowires. We also found that keeping the process parameters for etching at optimal condition was critical to obtain nanowires with good quality. The more direct and quantitative control of morphology of the nanowires such as diameter, height, shape, and density is under further systematic investigation.

It is important to note that there were no masks intentionally fabricated on the InP substrate before etching. Therefore the formation of the nanowires is a result of a nanoscale self-masking phenomenon and deserves careful analysis. Similar “grassy” phenomena were usually treated as an unwanted side effect, and only recently similar grass structures on silicon have been studied for enhanced optical absorption. InP grass structures
were observed when InP substrates were etched by chlorine (Cl₂)-based gas mixtures, due to the “micromask” effect from indium chloride, a low-volatility reaction product.24 In contrast, there is no low-volatility reaction product formed during InP etching with CH₄/H₂ gas mixture as used in this study.25 To investigate the formation mechanism of the nanowires, etched InP nanowires were analyzed using SEM EDX, as shown in Figure 2. EDX peaks of carbon (C), oxygen (O), phosphorus (P), and indium (In) were detected from the top ends of the nanowires. Element mapping illustrated that oxygen and carbon were rich on the top ends of nanowires, while In and P signals were seen uniformly distributed on the whole area due to the contribution from the substrate. Furthermore, during our experiments some flakes containing elements In and C were rich on the top ends of nanowires, while In and P signals were seen uniformly distributed on the whole area due to the contribution from the substrate. Furthermore, during our experiments some flakes containing elements In and C were obtained (see Supporting Information Figure S1), which indicates that the flakes were possibly indium organometallic species, such as InCH₃⁺, H(InCH₃)⁺, and In(CH₃)₂⁺.25 Such indium organometallic particles settle and congregate onto the substrate under certain conditions and serve as nanomasks for the subsequent nanowire formation (see Supporting Information). Thus the reposition of reaction-product particles is a plausible mechanism for the self-masking effect.

To demonstrate the real potential of this approach, we use a similar process to produce wires with much more complex longitudinal structures. The epitaxial heterostructure with 16 custom-designed layers was grown on InP(100) substrate with doping profile across many layers and a middle layer structure of InGaAsP(G)/InGaAs/InGaAsP(G) with composition graded quaternary layers, as shown in Figure 3a. The corresponding band edge profiles are shown in Figure 3d. Figure 3b,c shows schematic of nanowires etched from the epitaxial multilayers shown in Figure 3a.

Figure 4a shows the TEM images of the nanowires etched from the heterostructure wafer shown in Figure 3. The multilayer nanowires shown in Figure 4a were etched for 30 cycles, and the lengths of the nanowires were around 1 μm. The inset of Figure 4a shows a low-magnification TEM micrograph. The morphology and diameter range of the etched multilayer nanowires were almost identical with the etched InP nanowires shown in Figure 1a. Figure 4a shows single crystalline structure of the etched heterostructure nanowires. A very thin (∼1 nm thick) amorphous layer was seen on the surface of the nanowire, which otherwise appeared smooth down to atomic level.

PL measurements were performed on these nanowires at the temperature of 77 K. The PL peak from the heterostructure wafer was very narrow with FWHM of 35 nm (19 meV) at 1.530 μm originating from the InGaAs segment in the middle. The FWHM of PL peak from the heterostructure nanowires was around 63 nm (33 meV), wider than that from the wafer, but was still much narrower than that from wires grown by bottom-up growth as
The article discusses the fabrication of InGaAsP/InP composition-graded heterostructure nanowires using ICP-RIE with a CH$_4$/H$_2$ gas mixture. The fabrication approach of fabricating vertical array of InP nanowires and heterostructure nanowires is compared to the bottom-up approach, which combines etching and subsequent treatment, producing heterostructure nanowires with superior surface quality compared to nanowires (even without any longitudinal structures) produced by bottom-up approaches.

In summary, the authors demonstrate a simple but powerful approach for manufacturing vertical array of InP nanowires and InGaAsP/InP composition-graded heterostructure nanowires using ICP-RIE with a CH$_4$/H$_2$ gas mixture. The fabrication method does not need any prefabricated hard masks by taking advantage of a nanoscale self-masking effect. The diameters of the rod-shaped nanowires were centralized from 20 to 40 nm, resulting in very high areal density of 1.8 × 10$^{10}$ cm$^{-2}$. PL spectra from the InP nanowires and InGaAsP/InP composition-graded heterostructure nanowires showed the narrowest linewidth ever measured for any nanowires, including those grown by bottom-up approaches, such as MOCVD or MBE, indicating the highest optical quality of the etched nanowires. Possible formation mechanisms of the nanowires have been discussed. Both the complexity of longitudinal structures and the line width of the PL set the record for nanowires in similar bandgap range, demonstrating the power of this approach. Even though RIE etching has been used for microfabrication to produce micrometer-scale optoelectronic devices for a long time, it is thought that such etching is not adequate for producing much smaller features at nanoscale with high optical quality. Our results show the feasibility of such nanofabrication. We believe that this top-down method provides an important alternative for producing high quality nanowires to the bottom-up approaches. This approach combines the best of the heterostructure wafer growth with the advanced fabrication techniques, all perfected over the last few decades, to solve one of the important challenges in nanowire fabrication. The compatibility with the standard III–V fabrication and the related scalability make this approach appealing as a large scale manufacturable way of producing nanowire-based electronic and optoelectronic devices.

**ACKNOWLEDGMENT**

This work was supported by the DARPA NACHOS Program and by the Army Research Office (ARO).

**REFERENCES**


**ASSOCIATED CONTENT**

Supporting Information. Additional information and figures. This material is available free of charge via the Internet at http://pubs.acs.org.

**AUTHOR INFORMATION**

Corresponding Author
*E-mail: cning@asu.edu.