Synchrony and asynchrony in conformance testing

Neda Noroozi · Ramtin Khosravi · Mohammad Reza Mousavi · Tim A. C. Willemse

Received: 22 March 2012 / Revised: 28 September 2012 / Accepted: 8 November 2012 / Published online: 25 January 2013
© Springer-Verlag Berlin Heidelberg 2013

Abstract We present and compare different notions of conformance testing based on labeled transition systems. We formulate and prove several theorems which enable using synchronous conformance testing techniques such as input–output conformance testing (ioco) in order to test implementations only accessible through asynchronous communication channels. These theorems define when the synchronous test cases are sufficient for checking all aspects of conformance that are observable by asynchronous interaction with the implementation under test.

Keywords Conformance testing · ioco · Asynchronous conformance testing · Queue context · Internal choice implementation

1 Introduction

Due to the ubiquitous presence of distributed systems (ranging from distributed embedded systems to the Internet), it becomes increasingly important to establish rigorous model-based testing techniques with an asynchronous model of communication in mind. This fact has been noted by the pioneering pieces work in the area of formal conformance testing, e.g., see [10, Chapter 5], [13] and [14], and has been addressed extensively by several researchers in this field ever since [3,6–8,15,16].

We stumbled upon this problem in our attempt to apply input–output conformance testing (ioco) [11,12] to an industrial embedded system from the banking domain [1]. A schematic view of the implementation under test (IUT) and its environment is given in Fig. 1a. The IUT is an Electronic Funds Transfer (EFT) switch (henceforth referred to as the switch), which provides a communication mechanism among different components of a card-based financial system. On one side of the IUT, there are components that the end-user deals with, such as Automated Teller Machines (ATMs), Point-of-Sale (POS) devices and e-Payment applications. On the other side, there are Core-Banking systems and the inter-bank network connecting the switches of different financial institutions.

To test the switch, an automated on-line test-case generator is connected to it; the tester communicates (using an adapter) via a network with the IUT. This communication is inherently asynchronous and hence subtleties concerning asynchronous testing arise naturally in our context. A simplified specification of the switch, in which these subtleties appear, is depicted in Fig. 1b. In this figure, the switch sends a purchase request to the core banking system and either receives a response, or after an internal step (e.g., an internal time-out, denoted by $\tau$) sends a reversal request to the POS.
In the synchronous setting, after sending a purchase request and receiving a response, observing a reversal request will lead to the fail verdict. This is justified by the fact that receiving a response should force the system to take the topmost transition at the moment of choice in the specification depicted in Fig. 1b. However, in the asynchronous setting, a response is put on a channel and is yet to be communicated to the IUT. It is unclear to the remote observer when the response is actually consumed by the IUT. Hence, even when a response is sent to the system the observer should still expect to receive a reversal request.

The problems encountered in our practical case study have been encountered by other researchers. It is well-known that not all systems are amenable to asynchronous testing since they may feature phenomena (e.g., a choice between accepting input and generating output) that cannot be reliably observed in the asynchronous setting (e.g., due to unknown delays). In other words, to make sure that test-cases generated from the specification can test the IUT by asynchronous interactions and reach verdicts that are meaningful for the original IUT, either the class of IUTs, or the class of specifications, or the test-case generation algorithm (or a combination thereof) has to be adapted.

**Related work** In [15, Chapter 8] and [16], both the class of IUTs has been restricted (to the so-called internal choice specifications) and further the test-case generation algorithm is adapted to generate a restricted set of test-cases. Then, it is argued (with a proof sketch) that in this setting, the verdict obtained through asynchronous interaction with the system coincides with the verdict (using the same set of restricted test-cases) in the synchronous setting. We give a full proof of this result in Sect. 5 and report a slight adjustment to it, without which a counter-example is shown to violate the property.

In [8] a method is presented for generating test-cases from the synchronous specification that are sound for the asynchronous implementation. The main idea is to saturate a test-case with observation delays caused by asynchronous interactions. The above method is extended in [9] for asynchronous testing of systems with multiple input(output) ports. In this paper, we adopt a restriction imposed on the implementation inspired by [8, Theorem 1] (dating back to [10]) and prove that in the setting of ioco testing this is sufficient for using synchronous test-case for the asynchronous implementation.

In [6,7] the asynchronous test framework is extended to the setting where separate test-processes can observe input and output events and relative distinguishing power of these settings are compared. Although this framework may be natural in practice, we avoid following the framework of [6,7] since our ultimate goal is to compare asynchronous testing with the standard ioco framework and the framework of [6,7] is notionally very different. For the same reason, we do not consider the approach of [3], which uses a stamping mechanism attached to the IUT, thus observing the actual order input and output before being distorted by the queues.

In [2] a conformance relation is introduced for testing in the asynchronous setting, which is further studied from computability viewpoint. It is argued that conformance testing for this relation is in general undecidable. Then, it is shown under which condition the problem becomes decidable. However, similar to the above-mentioned cases, our notion of conformance testing is different from [2]; it remains to be investigated whether the (un)decidability results of [2] carry over to our setting.

To summarize, the present paper re-visits the much studied issue of asynchronous testing and formulates and proves some theorems that show when it is (im)possible to synchronize asynchronous testing, i.e., interaction with an IUT through asynchronous channels and still obtain verdicts that coincide with that of testing the IUT using the synchronous interaction mechanisms.

This paper substantially extends the results we reported in [4,5]. Most importantly, we present a novel intensional representation of the conformance testing relation presented [15,16] in this paper. (This was mentioned as future work in [4,5].) Using this representation, we compare the testing power of different conformance relations in [12,15,16]. Moreover, we give external representations of the studied notions by providing a generic test-case generation algorithm and show that the test case generation algorithm is sound and exhaustive with respect to our intensional representation (The novel parts, compared to [4,5], include the results presented in Sects. 3 and 4.).
Structure of the paper

We present in Sect. 2 preliminary definitions regarding labeled transition systems and different variants thereof. In Sect. 3, we present a unifying definition of input–output conformance testing, from which the different conformance relations presented in [15, 16] and [12] can be obtained as special cases. In the same section, we define a notion of testing power and using that compare several notions of conformance relation obtained from different hypotheses assumed in [15, 16] and [12]. In Sect. 4, we present corresponding extensional notions of conformance testing using test cases and show that they are indeed sound and exhaustive with respect to their intensional counterparts. We give a full proof of the main result of [15, Chapter 8] and [16] (with a slight modification) in Sect. 5. Then, in Sect. 6, we re-formulate the same results in the pure ico setting and show that our constraints precisely characterize the implementations for which asynchronous testing can be reduced to synchronous testing. The paper is concluded in Sect. 7.

2 Preliminaries

In model-based testing theory, the two prevailing ways for modeling reactive systems are by using finite state machines (FSMs) [17] or labeled transition systems (LTSs) [12]. We are mainly concerned with the latter. In this section, we give a brief account of the concepts, relevant to LTS-based testing theory explored in this paper.

The LTS models consist of states and transitions. The latter are decorated with actions, modeling events that trigger state changes. Events that are internal to a system, i.e., unobservable to a tester or observer of the system, are modeled by the constant action \( \tau \).

Definition 1 (LTS) A labeled transition system (LTS) is a 4-tuple \((S, L, \rightarrow, s_0)\), where \(S\) is a set of states, \(L\) is a finite alphabet of actions that does not contain the internal action \( \tau \), \( \rightarrow \subseteq S \times (L \cup \{\tau\}) \times S\) is the transition relation, and \(s_0 \in S\) is the initial state. We shall often refer to the LTS by referring to its initial state \(s_0\).

Fix an arbitrary LTS \((S, L, \rightarrow, s_0)\). Let \(s, s' \in S\) and \(x \in L \cup \{\tau\}\). We use the standard notational conventions, i.e., we write \(s \xrightarrow{x} s'\) rather than \((s, x, s') \in \rightarrow\), we write \(s \xrightarrow{\tau}\) when \(s \xrightarrow{x}\) for some \(s'\) and we write \(s \xrightarrow{a}\) when not \(s \xrightarrow{\tau}\). The transition relation is generalized to (weak) traces by the following deduction rules:

\[
\begin{align*}
\frac{}{s \xrightarrow{\epsilon} s} & \\
\frac{s \xrightarrow{\sigma} s'' \quad s'' \xrightarrow{x} s'}{s \xrightarrow{\sigma x} s'} & \quad (x \neq \tau) & \\
\frac{s \xrightarrow{\sigma} s'}{s \xrightarrow{\sigma} s'} & \quad \text{In line with our notation for transitions, we write } s \xrightarrow{\sigma} s' \text{ if there is a } s'' \text{ such that } s \xrightarrow{\sigma} s'' \text{ and } s'' \xrightarrow{\tau} \text{ when no } s' \text{ exists such that } s \xrightarrow{\sigma} s'.
\end{align*}
\]

Definition 2 (Traces and Enabled Actions) Let \(s \in S\) and \(S' \subseteq S\). We define:

1. \(\text{traces}(s) \text{def} = \{ \sigma \in L^* \mid s \xrightarrow{\sigma} \}\), and we define traces \((S') \text{def} = \bigcup_{s \in S'} \text{traces}(s)\).
2. \(\text{init}(s) \text{def} = \{ a \in L \cup \{\tau\} \mid s \xrightarrow{a}\}\), and we define \(\text{init}(S') = \bigcup_{s \in S'} \text{init}(s)\).
3. \(\text{Sinit}(s) = \{ a \in L \mid s \xrightarrow{a}\}\), and we define \(\text{Sinit}(S') = \bigcup_{s \in S'} \text{Sinit}(s)\).

A state in an LTS is said to diverge if it is the source of an infinite sequence of \(\tau\)-labeled transitions. An LTS is divergent if one of its reachable states diverges.

Inputs, Outputs and Quiescence. In LTSs labels are treated uniformly. When engaging in an interaction with an actual system, the initiative to communicate is often not fully symmetric: the system is stimulated and observed. We therefore refine the LTS model to incorporate this distinction.

Definition 3 (IOLTS) An input–output labeled transition system (IOLTS) is an LTS \((S, L, \rightarrow, s_0)\), where the alphabet \(L\) is partitioned into a set \(L_I\) of inputs and a set \(L_U\) of outputs.

Throughout this paper, whenever we are dealing with an IOLTS (or one of its refinements), we tacitly assume that the given alphabet \(L\) for the IOLTS is partitioned in sets \(L_I\) and \(L_U\). In our examples we distinguish inputs from outputs by annotating them with a question- (?) and exclamation-mark (!), respectively. Note that these annotations are not part of action names.

Observations of output, and the absence thereof, are essential ingredients in the conformance testing theories we consider. A system state that does not produce outputs is called quiescent. In its traditional phrasing, quiescence characterizes system states that do not produce outputs and which are stable, i.e., those that cannot evolve to another state by performing a silent action.

Definition 4 (Quiescence and Outputs) State \(s \in S\) is called quiescent, denoted by \(\delta(s)\), iff \(\text{init}(s) \subseteq L_I\). We say \(s\) is weakly quiescent, denoted by \(\delta_q(s)\), iff \(\text{Sinit}(s) \subseteq L_I\). The outputs of \(s\), denoted \(\text{out}(s)\) is the set \(\{ x \in L_U \mid s \xrightarrow{a}\} \cup \{ \delta \mid \delta(s)\}\); we set \(\text{out}(S') = \bigcup_{s \in S'} \text{out}(s')\).

The notion of weak quiescence is appropriate in the asynchronous setting, where the lags in the communication media...
interfere with the observation of quiescence: an observer cannot tell whether a system is engaged in some internal transitions or has come to a standstill. By the same token, in an asynchronous setting it becomes impossible to distinguish divergence from quiescence; we re-visit this issue in our proofs of synchronizing asynchronous conformance testing.

We next recall the specialization of IOLTSs, introduced by Weiglhofer and Wotawa [15,16].

**Definition 5** *(Internal choice IOLTS)* An IOLTS $\langle S, L, \rightarrow, s_0 \rangle$ is an *internal choice input–output labeled transition system* (IOLTS$^\cap$), if only quiescent states may accept inputs, i.e., for all $s \in S$, if $\text{init}(s) \cap L_I \neq \emptyset$ then $\delta(s)$.

We denote the class of IOLTS$^\cap$ models ranging over $L_I$ and $L_U$ by IOLTS$^\cap(IOLTS)$. The Venn diagram below (which we extend in the next section) illustrates the relation between IOLTS$^\cap$ and IOLTS.

**Example 1** The LTS depicted in Fig. 1b is an IOLTS, but it is not in the IOLTS$^\cap$ subset. Namely, the only input action, i.e., $p \rightarrow r$, is enabled at a state where the internal action $\tau$ is also enabled and is hence, not quiescent.

We finish this section with a generalization of the extended transition relation $\Rightarrow$ to also include observations of quiescence, and we use this to define the notion of *suspension traces*. For a given set of states $S$ of an arbitrary IOLTS with transition relation $\rightarrow \subseteq S \times (L \cup \{\tau\}) \times S$, we define $\Rightarrow \subseteq S \times (L \cup \{\delta\}) \times S$, through the following set of deduction rules: Henceforth, given an alphabet $L$, we write $L_\delta$ to denote the set $L \cup \{\delta\}$.

$$
\begin{align*}
S & \xrightarrow{\sigma}\delta \quad S \xrightarrow{\sigma} s' \\
S & \xrightarrow{\sigma} \delta \\
S & \xrightarrow{\sigma} s'' \quad S \xrightarrow{\sigma} s' \\
S & \xrightarrow{\sigma} s'
\end{align*}
$$

**Definition 6** *(Suspension traces and after)* Let $\langle S, L, \rightarrow, s_0 \rangle$ be an IOLTS. Let $s \in S$ be an arbitrary state, $S' \subseteq S$ and $\sigma \in L_\delta^*$.

1. The set of suspension traces of $s$, denoted $\text{Straces}(s)$ is the set $\{\sigma \in L_\delta^* | s \xrightarrow{\sigma} \delta\}$; we set $\text{Straces}(S') = \bigcup_{s' \in S'} \text{Straces}(s')$.
2. The $\sigma$-reachable states of $s$, denoted $s$ after $\sigma$ is the set $\{s' \in S | s \xrightarrow{\sigma} s'\}$; we set $S'$ after $\sigma = \bigcup_{s' \in S'} S'$ after $\sigma$.

### 3 Implementation relations

Several formal testing theories build on the assumption that the implementations can be modeled by a particular IOLTS; this assumption is part of the so-called *testing hypothesis* underlying the testing theory. Not all theories rely on the same assumptions. We introduce two models, viz., the *input–output transition systems*, used in Tretmans’ testing theory [12] and the *internal choice input–output transition systems*, introduced by Weiglhofer and Wotawa [15,16].

Tretmans assumed implementations to be input-enabled [12], which is formally captured by the notion of input–output transition systems, defined below.

**Definition 7** *(IOTS)* A state $s \in S$ in an IOLTS $\langle S, L, \rightarrow, s_0 \rangle$ is input-enabled, iff $L_I \subseteq S(\text{init}(s))$. The IOLTS $s_0$ is an *input–output transition system* (IOTS), iff every state $s \in S$ is input-enabled.

The class of input–output transition systems ranging over $L_I$ and $L_U$ is denoted by IOTS$^\cap(IOLTS)$. Weiglhofer and Wotawa’s internal choice input–output transition systems relax Tretmans’ input-enabledness requirement; at the same time, however, they impose an additional restriction on the presence of inputs, which stems from the fact that their class of implementations specialize the IOLTS$^\cap$ class.

**Definition 8** *(Internal choice IOTS)* An IOLTS$^\cap$ $\langle S, L, \rightarrow, s_0 \rangle$ is an internal choice input–output transition system (IOTS$^\cap$), iff every quiescent state is input-enabled, i.e., for all $s \in S$, if $\delta(s)$, then $L_I \subseteq S(\text{init}(s))$.

We denote the class of IOTS$^\cap$ models ranging over $L_I$ and $L_U$ by IOTS$^\cap(IOLTS)$. The following Venn-diagram depicts the relation between the IOLTS, IOLTS$^\cap$, IOTS and IOTS$^\cap$ models.

**Example 2** Consider four IOLTS $s_0$, $s_0$, $s_0$ and $i_0$ in Fig. 2. All of them model a coffee machine which, after receiving money (m), either refunds it (r), or after that the coffee button is pressed (b), produces coffee (c). In IOLTS $s_0$, after receiving money, there is a choice between input and output; the exact behavior modeled by the transition system is, arguably, awkward, as by pressing a button the refund of the money can be prevented. Although IOLTS $e_0$ does not feature an immediate race between input and output actions, the possibility of output $r$ can still be ruled out by providing
input \( b \). IOLTS \( o_0 \) in Fig. 2 models a malfunctioning coffee machine which, after pressing the coffee button, may or may not deliver coffee. IOLTS \( i_0 \) does not contain this fault and can be considered a reasonable specification of a coffee machine.

IOLTS \( c_0 \) is not input enabled, and neither is \( e_0 \): for example after input \( m \), neither of the two allow for input \( m \) any more. IOLTS \( s_0 \) is not input-enabled either, because for example at state \( o_3 \) it refuses to accept any input. The aforementioned IOLTSs can be made IOTSs by adding self-loops for all absent input transitions at each and every state. IOLTS \( i_0 \) is input-enabled, however, and is thus an IOTS.

Neither \( c_0 \), nor \( e_0 \) belong to the class IOLTS\(^\sim\), whereas \( o_0 \) and \( i_0 \) do. Namely, in the two IOLTSs \( o_0 \) and \( i_0 \), input actions are only enabled in states where no output or internal action is enabled. Additionally, both \( o_0 \) and \( i_0 \) belong to the class IOTS\(^\sim\). IOLTS\(^\sim \) \( i_0 \) is input-enabled and hence is also an IOTS\(^\sim\). IOLTS\(^\sim \) \( o_0 \) is input-enabled in all states but \( o_4 \) and \( o_5 \) and since these two states are not quiescent, it follows from Definition 8 that \( o_0 \) is indeed an IOTS\(^\sim\).

In formal testing, an implementation is said to be correct when its executions are as prescribed by its formal specification. By the testing hypothesis, we can assume that implementations (and their behaviors) can be modeled by a matching IOTS (or IOTS\(^\sim\)). This assumption allows one to formalize the notion of conformance. Tretmans formalized in [12] a family of conformance relations by parameterizing a single behavioral relation with a set of decorated traces. We generalize this conformance relation by parameterizing it with the behavioral models it assumes as implementations and specifications, leading to a family of conformance relations.

**Definition 9** (ioco\(_{\mathcal{F}}^{a,b} \)) Let \( a, b \in \{ ?, \, \square \} \) and let \( i_0 \) be an IOTS\(^a\), \( s_0 \) an IOLTS\(^b\), and \( \mathcal{F} \subseteq L_S^b \). We say that implementation \( i_0 \) is input–output conforming to specification \( s_0 \) on \( \mathcal{F} \), denoted by \( i_0 \) ioco\(_{\mathcal{F}}^{a,b} s_0 \), iff

\[ \forall \sigma \in \mathcal{F} : \text{out}(i_0 \text{ after } \sigma) \subseteq \text{out}(s_0 \text{ after } \sigma). \]

**Remark 1** Note that \( \square \) depicts the space character (i.e., a blank). That is, for \( a = \square \) we have IOTS\(^a\) = IOTS.

If we assume that our implementations can be modeled as IOTSs, the family of conformance relations ioco\(_{\mathcal{F}}^{a,b} \) reduces to the family of conformance relations ioco\(_{\mathcal{F}} \), studied by Tretmans [12]. By assigning \( \mathcal{F} \) to Straces\((s_0)\) for a given specification \( s_0 \), the conformance relation ioco\(_{\mathcal{F}} \) is obtained.

In the remainder of this section, we investigate several instances of the ioco\(_{\mathcal{F}}^{a,b} \) testing theory. First, we study whether restricting the class of specifications in the ioco\(_{\mathcal{F}}^{a,b} \) relation affects the testing power. Then, we consider how, for fixed specifications, the testing power of ioco\(_{\mathcal{F}}^{a,b} \) is affected by considering different instances for \( \mathcal{F} \).

We start by defining what it means for two classes of specifications to have equal testing power.

**Definition 10** Let MOD\(_{s} \) be a class of implementations and let MOD\(_{s} \) be a class of specifications. Let MOD\(_{s} \) be a subset of the class of specifications MOD\(_{s} \). Then MOD\(_{s} \) and MOD\(_{s} \) have the same testing power with respect to a given implementation relation \( \text{imp} : \text{MOD} \times \text{MOD} \), iff

\[ \forall s \in \text{MOD}_{s} : \exists s' \in \text{MOD}_{s} : \forall i \in \text{MOD}_{i} : \quad i \text{ \text{impl} } s \text{ iff } i \text{ \text{impl} } s'. \]

Informally, given a class of specifications MOD\(_{s} \), a subclass MOD\(_{s}' \) has equivalent testing power when for every specification from MOD\(_{s} \), we can find an alternative specification from MOD\(_{s}' \) that identifies exactly the same set of correct and the same set of incorrect implementations. Note that we do not require such an alternative specification to be obtained constructively.

The theorem below states that restricting specifications from IOLTSs to IOLTS\(^\sim\) does influence the testing power with respect to implementation relation ioco\(_{\text{Straces}(s)}^{a,b} \), i.e., ioco\(_{\mathcal{F}} \).

**Theorem 1** The testing power of IOLTS\(^\sim\) is not equal to the testing power of IOLTSs with respect to implementation relation ioco\(_{\text{Straces}(s)}^{a,b} \).

**Proof** Formally, we must show that the following statement does not hold:

\[ \forall s \in \text{IOLTS}(L_1, L_U) : \exists s' \in \text{IOLTS}^\sim(L_1, L_U) : \quad \forall i \in \text{IOLTS}(L_1, L_U) : \quad i \text{ ioco}_{\text{Straces}(s)} \text{ s iff } i \text{ ioco}_{\text{Straces}(s)} \text{ s'.} \]
We next analyze each of these possibilities.

We will disprove this statement by showing that there is a specification in IOLTS whose testing power cannot be mimicked by any specification in IOLTS*. More specifically, we will show that there is a set of implementations on which the IOLTS specification’s verdict will always differ from any candidate alternative IOLTS* specification.

Consider the specification $s \in \text{IOLTS}([a], \{x, y\})$, depicted in Fig. 3. Observe that $\text{Straces}(s) = \{e, x\delta^*, a\delta^*, ax\delta^*\}$. Next, consider the three implementations $i_1, i_2$ and $i_3$, also depicted in Fig. 3. We have:

- $i_1 \text{ ioco } s$, as for all $\sigma \in \text{Straces}(s)$, $\text{out}(i_1 \text{ after } \sigma) \subseteq \text{out}(s \text{ after } \sigma)$.
- $i_2 \text{ ioco } s$, as we have $\text{out}(i_2 \text{ after } a) = \{y\}$, whereas $\text{out}(s \text{ after } a) = \{x\}$.
- $i_3 \text{ ioco } s$, as we have $\text{out}(i_3 \text{ after } e) = \{x, \delta\}$, whereas $\text{out}(s \text{ after } e) = \{x\}$.

We next show that no IOLTS* specification leads to the same partitioning on the set of implementations $\{i_1, i_2, i_3\}$, and, therefore, also not on the entire set of implementations IOTS. We first show that any IOLTS* specification $s'$ that satisfies $i_1 \text{ ioco } s'$ must necessarily also satisfy either $i_2 \text{ ioco } s'$ or $i_3 \text{ ioco } s'$. More formally, we show that:

$$\forall s' \in \text{IOLTS}^*(L_1, L_U) : (\dagger)$$

$i_1 \text{ ioco } s'$ implies $(i_2 \text{ ioco } s')$ or $(i_3 \text{ ioco } s')$

Let $s'$ be an arbitrary IOLTS* specification such that $i_1 \text{ ioco } s'$. Now, assume that $i_2 \text{ ioco } s'$. Towards a contradiction, assume that $i_3 \text{ ioco } s'$. We then have $z \in \text{out}(i_3 \text{ after } a)$ and $z \notin \text{out}(s' \text{ after } a)$ for some $z$ and some $\sigma \in \text{Straces}(s')$. Observe that for all $\sigma' \in \text{Straces}(s') \setminus \text{Straces}(i_3)$, we have $\text{out}(i_3 \text{ after } \sigma') = \emptyset \subseteq \text{out}(s' \text{ after } \sigma')$, so, necessarily, $\sigma \in \text{Straces}(s') \cap \text{Straces}(i_3)$. We have

$$\text{Straces}(i_3) = \{e\} \cup \delta^+ \cup \delta^+ a^+ \cup \delta^+ a^+ x[\delta, a]^* \cup x[\delta, a]^*$$

We next analyze each of these possibilities.

- Case $\sigma = e$. Since $i_1 \text{ ioco } s'$, we have $x \in \text{out}(s' \text{ after } e)$. As $\text{out}(i_3 \text{ after } e) = \{\delta, x\}$ and $x \in \text{out}(s' \text{ after } e)$, we have $\delta \notin \text{out}(s' \text{ after } e)$. But then $a \notin \text{Sinit}(s')$, since in $s'$, inputs are only allowed in quiescent states. This means that $s'$ cannot distinguish between $i_1$ and $i_2$, contradicting $i_1 \text{ ioco } s'$ and $i_2 \text{ ioco } s'$. So $\sigma \neq e$.
- Case $\sigma \in \delta^+$. Since after observing quiescence, we are necessarily in a quiescent state, we find that $\text{out}(i_3 \text{ after } e) = \{\delta\}$ and $\text{out}(s' \text{ after } e) = \{\sigma\}$. So $\sigma \notin \delta^+$.
- Case $\sigma \in \delta^+ a^+ x[\delta, a]^*$. Observe that since $s'$ is an IOLTS*, we have $\text{out}(s' \text{ after } \rho \delta \alpha \rho') = \text{out}(s' \text{ after } \rho \delta \alpha \rho')$ for all inputs $\alpha$. This means that we have $\text{out}(s' \text{ after } \sigma) = \text{out}(s' \text{ after } \sigma')$, where $\sigma' \in a^+$ is obtained from $\sigma$ by removing all observations of $\delta$. Since $\text{out}(i_3 \text{ after } e) = \{x\}$, we must have $x \notin \text{out}(s' \text{ after } e)$. Since $\text{out}(s' \text{ after } e) = \text{out}(s' \text{ after } \sigma')$, we find that $x \notin \text{out}(s' \text{ after } e)$. But that contradicts $i_1 \text{ ioco } s'$. So $\sigma \notin \delta^+ a^+ x[\delta, a]^*$.
- Case $\sigma \in \delta^+ a^+ x[\delta, a]^*$. Since $\text{out}(i_3 \text{ after } e) = \{\delta\}$, we must have $\delta \notin \text{out}(s' \text{ after } e)$. Following the same reasoning as in the previous cases, we find that this contradicts $i_1 \text{ ioco } s'$. So $\sigma \notin x[\delta, a]^*$.

Since none of the possible traces $\sigma \in \text{Straces}(i_3) \cap \text{Straces}(s')$ can lead to $\text{out}(i_3 \text{ after } e) \subseteq \text{out}(s' \text{ after } e)$, we find that $i_3 \text{ ioco } s'$.

Summarizing, this means that there is no IOLTS* specification $s'$ that has the same testing power as the IOLTS specification $s$, proving Theorem 1.

In the remainder of this section, we investigate the effect of varying the set of observations $F$ on the testing power of the resulting conformance relations. Note that the question here is orthogonal to the one that we asked above: here we fix the specifications and ask whether by considering a subset of the set of observations $F$, we obtain conformance relations that retain the testing power of the full set of observations $F$. The proposition below states that the testing power of $\text{ioco}_F^{a,b}$ is monotonic in the set of observations $F$; from this,
it follows that testing power may be affected by considering different sets $\mathcal{F}$.

**Proposition 1** Let $\mathcal{F}, \mathcal{F}' \subseteq L_3^*$. Then $\mathcal{F}' \subseteq \mathcal{F}$ implies $i\text{o\text{o\text{c\text{o}}}_{\mathcal{F}}} \subseteq i\text{o\text{o\text{c\text{o}}}_{\mathcal{F}'}$.

We are, in particular, interested in suspension traces that naturally capture the observations that we can make of mb after execution of trace in the family of conformance relations.

**Definition 11** (Internal choice traces) Let $(S, L, \rightarrow, s_0)$ be an IOLTS. Let $s \in S$ be an arbitrary state and $\sigma \in L_3^*$. The set of internal choice traces of $s$, denoted $\text{ICtraces}(s)$, is a subset of suspension traces in which quiescence is observed before every input action, i.e. $\text{ICtraces}(s) = \text{Straces}(s) \cap ((L_m \cup (\{\delta\}^+ L_1) \cup \{\delta\})^*); \text{we set } \text{ICtraces}(S') = \bigcup_{s' \in S} \text{ICtraces}(s')$ for $S' \subseteq S$.

Note that, as a result of Proposition 1, using internal choice traces instead of suspension traces leads to a weaker testing relation. It is not, however, immediate that the inclusion of Proposition 1 is strict. The following example shows that the inclusion is indeed strict in the standard i\text{o\text{o\text{c\text{o}}}$ testing theory.

**Example 3** Let $c_0$ be the specification depicted in Fig. 2 and let $i$ in Fig. 4 be its implementation. Following Definition 9, $i \text{o\text{o\text{c\text{o}}}_{c_0}}$ because the observed output $t$ in the implementation after execution of trace mb is not allowed by specification $c_0$ after that trace. The set $\text{ICtraces}(c_0) = \{\epsilon, \delta m, \delta sr | \delta \in \delta^+\}$. Clearly, for all $\sigma \in \text{ICtraces}(c_0)$, we have $\text{out}(i \text{ after } \sigma) \subseteq \text{out}(c_0 \text{ after } \sigma)$. Hence, $i \text{o\text{o\text{c\text{o}}}_{\text{ICtraces}(c_0)c_0}}$.

We next consider restricting the set of observations $\mathcal{F}$ to internal choice traces in the conformance family $i\text{o\text{o\text{c\text{o}}}_{\mathcal{F}}}$ and compare the resulting testing power to the one obtained using suspension traces. As illustrated by example below, restricting the set of specifications to internal choice labeled transition systems is not a sufficient condition to retain the testing power of the full set of suspension traces.

**Example 4** Consider again Fig. 2. Take IOLTS $o_0$ as specification and again consider $i$ in Fig. 4 as its implementation. Clearly, we have $i \text{o\text{o\text{c\text{o}}}_{o_0}}$. For instance, considering trace mb, we find that $\text{out}(i \text{ after } mb) = \{t\}$, whereas $\text{out}(o_0 \text{ after } mb) = \{c\}$. In conformance testing with respect to $i\text{o\text{o\text{c\text{o}}}_{\text{ICtraces}(o_0)}},$ trace $\delta m \delta b$ is examined instead of trace mb. We find that $\text{out}(i \text{ after } \delta m \delta b) = \emptyset \subseteq \text{out}(o_0 \text{ after } \delta m \delta b)$. It is obtained by checking all other traces in $\text{ICtraces}(o_0)$ that $i \text{o\text{o\text{c\text{o}}}_{\text{ICtraces}(o_0)o_0}}$.

We next investigate whether switching to a different model of implementations will change these results: we henceforth assume that implementations can be modeled using IOTS $s$. The example below shows that, assuming that specifications can still be arbitrary IOLTSs, the testing power of using internal choice traces is inferior to using suspension traces.

**Example 5** Consider IOLTS $s$ in Fig. 2. Analogous to the IOLTSs in Fig. 2, specification $s$ models a coffee machine which after receiving money, either refunds or accepts it. If the money is accepted, coffee or tea is produced, respectively.

---

**Fig. 4** An implementation illustrating that the testing power of internal choice traces is strictly less than the testing power of suspension traces in the family of conformance relations $i\text{o\text{o\text{c\text{o}}}_{\mathcal{F}}}$

**Fig. 5** A specification and an implementation illustrating that the testing power of internal choice traces is strictly less than the testing power of suspension traces in the family of conformance relations $i\text{o\text{o\text{c\text{o}}}_{\mathcal{F}}}$.
after pressing a coffee- (in this case, \(c_b\)) or a tea button (\(t_b\)). The specification may also rule out the possibility of pressing the coffee button after an internal step to the left. Its purported implementation \(i\) only produces tea, regardless of the button pressed. The transition system \(i\) is input-enabled only at quiescent states, i.e., it is an IOTS\(^\square\).

Regarding Definition 9, we find that \(i\) \(\text{ioco}\)\(^n\)\(^\square\)\(s\), because specification \(s\) after executing trace \(mcb\) allows only output \(c\), whereas \(i\) after the same trace produces \(t\). The set \(\text{ICtraces}(s) = \{\epsilon, \sigma \delta m, \sigma \delta m \sigma, \sigma \delta m \sigma \delta t, \sigma \delta m \sigma \delta t \sigma | \sigma \in \delta^*\}\). Obviously, we have \(\text{out}(i \text{ after } \sigma) \subseteq \text{out}(s \text{ after } \sigma)\). Hence, \(i\) \(\text{ioco}\)\(^n\)\(^\square\)\(\text{ICtraces}(s)\)\(^n\)\(^\square\)\(s\).

Finally, we investigate the case that specifications are assumed to be internal choice IOLTSs. The result below shows that, contrary to the previous cases we analyzed, the resulting conformance relations for internal choice traces and suspension traces coincide.

**Theorem 2** Let \(s \in \text{IOLTS}^\square(L_1, L_U)\) be a specification and \(i \in \text{IOTS}^\square(L_1, L_U)\) be an implementation. Then \(i\) \(\text{ioco}\)\(^n\)\(^\square\)\(\text{ICtraces}(s)\)\(^n\)\(^\square\) if \(i\) \(\text{ioco}\)\(^n\)\(^\square\)\(\text{Straces}(s)\)\(^n\)\(^\square\)\(s\).

**Proof** The implication from right to left is an instance of Proposition 1. We therefore focus on the implication from left to right.

We first show that for every \(\sigma \in \text{Straces}(s)\), there is some \(\sigma' \in \text{ICtraces}(s)\) such that both \(s \text{ after } \sigma = s \text{ after } \sigma'\) and \(i \text{ after } \sigma = i \text{ after } \sigma'\). We do this by induction on the number of input actions in \(\sigma\).

- **Base case** For the induction basis assume that \(\sigma \in (L_U \cup \{\delta\})^n\). Following Definition 11, \(\sigma \in \text{ICtraces}(s)\). Hence, \(\sigma' = \sigma\) satisfies the required condition.
- **Induction step** Assume for the induction step that the given claim holds for all sequences with \(n - 1\) input actions. Suppose that we have a sequence \(\sigma\) with \(n\) input actions; that is, \(\sigma = \sigma_1 a_2 s_1 \in L_1^*, \sigma_2 \in (L_U \cup \{\delta\})^n\) and \(a \in L_1\). Thus, \(\sigma_1\) has \(n - 1\) input actions.

Following the induction hypothesis, there exists a \(\sigma'_1 \in \text{ICtraces}(s)\) such that \(s \text{ after } \sigma_1 = s \text{ after } \sigma'_1\) and \(i \text{ after } \sigma_1 = i \text{ after } \sigma'_1\) hold. We conclude from \(s \in \text{IOLTS}^\square(L_1, L_U)\) along with \(\sigma_1 a \in \text{Straces}(s)\) that there exists a non-empty subset of states in \(s \text{ after } \sigma_1\) consisting of quiescent states. Suppose \(S'\) is the largest possible set of quiescent states in \(s \text{ after } \sigma_1\). We know from Definition 5 that \(s \text{ after } \sigma_1 a_2 = S' \text{ after } a_2\). Consequently, by substituting \(S'\) with \(S'\) and \(\sigma'_1\delta\) we have \(s \text{ after } \sigma = s \text{ after } \sigma'_1\delta a_2\).

It follows from Definition 11 that \(\sigma'_1\delta a_2 \in \text{ICtraces}(s)\). Therefore, \(s \text{ after } \sigma = s \text{ after } \sigma'_1\delta a_2\) holds. Along the same lines of reasoning, we can show that for the same internal choice trace we have \(i \text{ after } \sigma = i \text{ after } \sigma'_1\delta a_2\).

We next prove the property by contraposition. Suppose that \(i\) \(\text{ioco}\)\(^n\)\(^\square\)\(\text{ICtraces}(s)\)\(^n\)\(^\square\)\(s\). Then for some \(\sigma \in \text{Straces}(s)\), \(\text{out}(i \text{ after } \sigma) \not\subseteq \text{out}(s \text{ after } \sigma)\). By the above result, we find that there must be some \(\sigma' \in \text{ICtraces}(s)\) such that \(i \text{ after } \sigma = i \text{ after } \sigma'\) and \(s \text{ after } \sigma = s \text{ after } \sigma'\). But then also \(\text{out}(i \text{ after } \sigma') \not\subseteq \text{out}(s \text{ after } \sigma')\). So, it also must also hold that \(i\) \(\text{ioco}\)\(^n\)\(^\square\)\(\text{ICtraces}(s)\)\(^n\)\(^\square\)\(s\).

As an immediate consequence of Theorem 2, for implementations in the intersection of IOTS\(^\square\) and IOTS, the testing power of \(i\) \(\text{ioco}\)\(^n\)\(^\square\)\(\text{ICtraces}(s)\)\(^n\)\(^\square\)\(s\) and that of the standard \(i\) \(\text{ioco}\) coincide, as stated by the proposition below.

**Proposition 2** Let \(s \in \text{IOLTS}^\square(L_1, L_U)\) be a specification and \(i \in \text{IOTS}^\square(L_1, L_U) \cap \text{IOTS}(L_1, L_U)\) be an implementation. Then \(i\) \(\text{ioco}\)\(^n\)\(^\square\)\(\text{ICtraces}(s)\)\(^n\)\(^\square\)\(s\) iff \(i\) \(\text{ioco}\)\(^n\)\(^\square\)\(s\).

**4 Test case generation**

The definition of the family of conformance relations introduced and studied in the previous section assumes that we can reason about implementations as if these were transition systems we can inspect. Since this is in practice not the case (we only know that a model exists that underlies such an implementation), the definition cannot be used to check whether an implementation conforms to a given specification.

This problem can be sidestepped if there is a set of test cases that can be run against an actual implementation, and which has exactly the same discriminating power as the specification. In this section, we study the test cases that are needed to test for the family of conformance relations introduced in the previous section.

A test case can, in the most general case, be described by a tree-shaped IOLTS. Such a test case prescribes when to stimulate an implementation-under-test by sending an input, and when to observe outputs emitted by the implementation-under-test. In general, the inputs to a test case are the outputs of the implementation-under-test, whereas the outputs of a test case are the inputs of the implementation-under-test. In order to formally distinguish between observing quiescence and “being” quiescent, we introduce a special action label \(\theta\), which stands for the former. Since we sometimes reason about the behaviors \(\sigma\) of an implementation from the viewpoint of a tester, we interpret \(\delta\) labels as \(\theta\) labels; formally, we then write \(\overline{\delta}\) to denote the sequence \(\sigma\) in which all \(\delta\) labels have been replaced by \(\theta\) labels.

**Definition 12** (Test case) A test case is an IOLTS \(\langle S, L, \rightarrow, s_0 \rangle\), in which:

1. \(S\) is a finite set of states reachable from \(s_0\),
2. terminal nodes of \(S\) are called **pass** or **fail**,
3. the quiescence observation \(\theta\) belongs to \(L_1\),
4. the transition relation $\rightarrow$ is acyclic, self-loop free and deterministic.

5. **pass** and **fail** states appear only as targets of transitions labeled by an element of $L_I$, and

6. for all non-terminal states $s$, either $\text{init}(s) = L_I$ or $\text{init}(s) = L_I \cup \{x\}$ for some $x \in L_U$.

We denote the class of test cases ranging over inputs $L_I$ and outputs $L_U$ by $\text{TTS}(L_U, L_I)$. Note that due to the determinism of a test case, none of the transitions of a test case are labeled with the silent action $\tau$.

In [15, 16] a subclass of $\text{TTS}(L_U, L_I)$ is introduced; test cases in this subclass are called *internal choice* test cases. Such test cases simulate an implementation-under-test only when quiescence has been observed. Intuitively, this will ensure that the test case is actually executable for implementations that behave as internal choice transition systems.

**Definition 13** (*Internal choice test case*). A test case $(S, L, \rightarrow, s_0)$ is an internal choice test case, denoted $\text{TTS}^\text{i}(L_U, L_I)$, if for all $s \in S, x \in L_I$ and $\sigma \in L^*$, if $\sigma x \in \text{traces}(s)$ then $\sigma = \sigma' \theta$.

We denote the class of internal choice test cases ranging over inputs $L_I$ and outputs $L_I$ by $\text{TTS}^\text{i}(L_U, L_I)$.

The property below provides us with an alternative characterization of an internal choice test case.

**Property 1**. Let $t$ be a test case. $t$ is an internal choice test case iff $\text{traces}(t) \subseteq (L_U \cup (\{\theta\}^+ L_I) \cup \{\theta\})^*$.

**Example 6**. IOLTSs $t$ and $t'$ in Fig. 6 show two test cases for IOLTS$^a_{\text{o0}}$ in Fig. 2. IOLTS $\rightarrow$ is an internal choice test case. In this test case, inputs for the implementation are enabled only in states reached by a $\theta$-transition.

We next formalize what it means to execute a test case on an implementation-under-test. The intuition is that whenever a test case stimulates the implementation-under-test by sending an input, the latter consumes the input and responds by moving to a (possibly new) next state. In the same vein, whenever the implementation issues an output, the output is consumed by the test case, upon which the test case moves to a next state. Observe that the communication between the test case and the implementation-under-test can be instantaneous (i.e., synchronous), or through some underlying infrastructure that may introduce delays in the communication (i.e., communication is asynchronous). The latter form of communication is addressed in the next sections. In the remainder of this section, we assume that communication between implementations and test cases is synchronous.

![Fig. 6 Two test cases for IOLTS$^a_{\text{o0}}$ in Fig. 2](image)

**Definition 14** (*Synchronous execution*). Let $(S, L, \rightarrow, s_0)$ be an IOLTS, and let $(T, L', \rightarrow, t_0)$ be a test case, such that $L_I = L_U^\uparrow$ and $L_U = L_I \setminus \{\theta\}$. Let $s, s' \in S$ and $t, t' \in T$. Then the synchronous execution of the test case and $s_0$ is defined through the following inference rules:

\[
\begin{align*}
\frac{s \xrightarrow{\alpha} s'}{t \parallel s \xrightarrow{\alpha} t \parallel s'} \quad \text{(R1)} & \quad \frac{t \xrightarrow{\sigma} t'}{s \xrightarrow{\sigma} s'} \quad \text{(R2)} & \quad \frac{s \xrightarrow{\sigma} s}{t \parallel s \xrightarrow{\sigma} t \parallel s'} \quad \text{(R3)}
\end{align*}
\]

The terminal state(s) **pass** or **fail** of a test case can be used to formalize what it means for an implementation to **pass** or **fail** a test case.

**Definition 15** (*Verdict*). Let $T \subseteq \text{TTS}(L_I, L_U)$ be a set of test cases for some IOLTS implementation $(S, L', \rightarrow, s_0)$ and let $t_0 \in T$ be a test case. We say that state $s \in S$ **passes** the test case $t_0$, denoted $s$ **passes** $t_0$ iff there is no $\sigma \in L^*$ and no state $s' \in S$ such that $t_0 || s \xrightarrow{\sigma} \text{fail} || s'$. We also say that state $s \in S$ **passes** the set of test cases $T$, denoted $s$ **passes** $T$ iff $s$ **passes** all test cases in $T$.

We say that IOLTS $(S, L', \rightarrow, s_0)$ **passes** test case $t_0 \in \text{TTS}(L_I, L_U)$ iff $s_0$ **passes** $t_0$. Re-using the same notation, we say that IOLTS $s_0$ **passes** the set of test cases $T \subseteq \text{TTS}(L_I, L_U)$, iff $s_0$ **passes** all test cases in $T$.

We next introduce a test case generation algorithm, based on Tretmans’ original algorithm [11], that is suited for testing against a conformance relation $\text{loco}_{\theta}^{a,b}$. The set of test cases generated by this algorithm is both sound and exhaustive. Soundness basically means that, for a given specification, executing the test case on an implementation-under-test will not lead to a test failure if the implementation conforms to the specification. Exhaustiveness boils down to the ability of the algorithm to generate a test case that has the potential to detect a non-conforming implementation.
Definition 16 (Soundness and exhaustiveness) Let $T \subseteq \text{TTS}(L_I, L_U)$ be a set of test cases for IOLTS specification $s_0$. Then for an implementation relation $\text{imp}$, we say that

- $T$ is sound $\iff \forall i : i \text{ imp } s_0$ implies $i$ passes $T$,
- $T$ is exhaustive $\iff \forall i : i \text{ imp } s_0$ if $i$ passes $T$.

Note that Tretmans’ original test case generation algorithm did not produce test cases that were input-enabled. However, this issue was addressed fairly recently in [12], in which the algorithm for (plain) $\text{ioco}$ was made to generate test cases that, in all non-terminal states, are willing to accept all the outputs produced by an implementation. We have used the ideas of the latter algorithm and incorporated them into Tretmans’ original algorithm.

In order to concisely describe the algorithm, we borrow Tretmans’ notation (see for instance [12]) for behavioral expressions using the operators $;$, $\Box$ and $\Sigma$. Such behavioral expressions represent transition systems. Informally, for an action label $a$ (taken from some set of actions), and a behavioral expression $B$, the behavioral expression $a; B$ denotes the transition system that starts with executing the $a$ action, leading to a state that behaves as $B$. For a countable set of behavioral expressions $B$, the choice expression $\Sigma B$ denotes the transition system that, from its initial state, can nondeterministically choose between all behaviors described by the expressions in $B$. The expression $B_1 \Box B_2$, for behavioral expressions $B_1$ and $B_2$, is used as an abbreviation for $\Sigma \{B_1, B_2\}$, i.e., it behaves either as $B_1$ or $B_2$.

Algorithm 1 Let $\text{IOLTS}(S, L, \rightarrow, s_0)$ be a specification, let $S' \subseteq S$, and let $F \subseteq \text{Straces}(S')$; then a test case $t \in \text{TTS}(L_U, L_I \cup \{\emptyset\})$ is obtained by a finite number of recursive application of one of the following nondeterministic choices:

$$t := \begin{cases} \text{pass} & \text{ } \\ \Sigma \{\bar{x}; \text{ fail } | x \in L_U, x \not\in \text{ out}(S'), \epsilon \in F\} & \\ \Box \Sigma \{\bar{x}; \text{ pass } | x \in L_U, x \not\in \text{ out}(S'), \epsilon \not\in F\} & \\ \Sigma \{\bar{x}; t_x | x \in L_U, x \in \text{ out}(S')\}, \text{ where } t_x \text{ is obtained by recursively applying the algorithm for } \{\sigma \in L_0^+ | x \sigma \in F \} \text{ and } S' \text{ after } x \text{ and } a; t_x, \text{ where } a \in L_I, \text{ such that } F' = \{\sigma \in L_0^+ | a \sigma \in F\} \neq \emptyset \text{ and } t_x \text{ is obtained by recursively applying the algorithm for } F' \text{ and } S' \text{ after } x & \text{ if } a \not\in F \end{cases}$$

Upon termination, Algorithm 1 generates a test case for a set of states $S'$ and a subset of its suspension traces $F$ of a given specification $s_0 \in \text{IOLTS}(L_I, L_U)$. The parameters $S'$ and $F$ are typically initialized as $s_0$ after $\epsilon$ and $\text{Straces}(s_0)$ after $\epsilon$, respectively.

The proposition below establishes a formal connection between a subset of the suspension traces of a given specification, and the traces of the test cases generated with Algorithm 1 for that specification. The proposition is essential in establishing the exhaustiveness of the test case generation algorithm.

Proposition 3 Let $\langle S, L, \rightarrow, s_0 \rangle$ be an IOLTS. Let $F \subseteq \text{Straces}(S')$ with $S' \subseteq S$, let $\sigma \in F$. Define $t_{[\sigma, F, S']} \text{ by:}$

$$t_{[\sigma, F, S']} := \begin{cases} \Sigma \{\bar{x}; \text{ fail } | x \in L_U \cup \{\emptyset\}, x \not\in \text{ out}(S')\} & \\ \Box \Sigma \{\bar{x}; \text{ pass } | x \in L_U \cup \{\emptyset\}, x \in \text{ out}(S')\} & \\ \Sigma \{\bar{x}; t_x | x \in L_U \cup \{\emptyset\}, x \in \text{ out}(S')\}, \text{ where } t_x \text{ is obtained by recursively applying the algorithm for } \{\sigma \in L_0^+ | x \sigma \in F \} \text{ and } S' \text{ after } x \text{ and } a; t_x, \text{ where } a \in L_I, \text{ such that } F' = \{\sigma \in L_0^+ | a \sigma \in F\} \neq \emptyset \text{ and } t_x \text{ is obtained by recursively applying the algorithm for } F' \text{ and } S' \text{ after } x \text{ and } a \not\in F & \text{ if } a \not\in F \end{cases}$$

Then

1. $t_{[\sigma, F, S']} \text{ can be obtained from } F \text{ and } S' \text{ with Algorithm 1}$
2. $x \not\in \text{ out}(S' \text{ after } \sigma)$ implies $t_{[\sigma, F, S']} \not\rightarrow \text{ fail}$. \hfill \Box

Proof The proof is identical to the proof of Lemma A.25 in [12]. \hfill \Box

Theorem 3 Let $\text{IOLTS}(S, L, \rightarrow, s_0)$ be a specification.

Then

1. a test case obtained with Algorithm 1 from $s_0$ after $\epsilon$ and $F \subseteq \text{Straces}(s_0)$ is sound for $s_0$ with respect to $\text{ioco}_F^{a,b}$ for $a, b \in \{\top, \bot\}$.
2. the set of all possible test cases that can be obtained from Algorithm 1 from $s_0$ after $\epsilon$ and $F \subseteq \text{Straces}(s_0)$ is exhaustive for $s_0$ with respect to $\text{ioco}_F^{a,b}$ for $a, b \in \{\top, \bot\}$.

Proof The proof is similar to the proof of Theorem 6.3 in [12]; the exhaustiveness of the algorithm follows from Proposition 3. \hfill \Box
Observe that the above theorem does not imply that the test cases derived by Algorithm 1 can be executed successfully on both classes of implementations that we discussed in the previous sections. Whereas for Tretmans’ implementations behaving as IOTSs, successful test case execution is impossible on both classes of implementations that we discussed. For the latter class of implementations it is possible that the test case is forced to observe outputs, since the implementation is unwilling to accept stimuli from the test case. It thus makes no sense to consider such test cases, as the example below illustrates.

Example 7 Consider again Fig. 6. Take IOLTS $t'$ as the test case generated with Algorithm 1 from IOTS $o_0$ and sequence $mb$ and take IOTS $d_0$, depicted in Fig. 7 as a potential implementation. Consider the execution $t'_0\parallel d_0 \xrightarrow{m} t'_1\parallel d_1$. At state $t'_1$, test case $t'$ can try to provide the input $b$ to the implementation-under-test while IOTS $d_0$ is not willing to accept any inputs. Therefore, the test case is prevented from executing the sequence $mb$.

To cope with the issue of successful executability of test cases, we next investigate when our test case generation algorithm can be made to produce only executable test cases, while still guaranteeing soundness and exhaustiveness. Our studies of the $\text{ioco}^{a,b}$ family of conformance relations in the previous section are essential in establishing the latter results.

First, we have the following technical lemma and proposition which state that traces of a test case can be broken into individual traces.

Lemma 1 Let $(S, L, \rightarrow, s_0)$ be an IOLTS. Let $S' \subseteq S$ be a set of states and $F \subseteq \text{Straces}(S')$. Then for all $\gamma \sigma \in F$ we have:

$$\text{traces}(t_{\gamma \sigma, F, S'}) = \{\epsilon\} \cup L_U \cup \{\theta \mid y \notin L_I\} \cup \{(y) \cap L_I\} \cup \{\langle \gamma \theta \rangle \mid \gamma \sigma \in \text{traces}(t_{\gamma \sigma, \langle \gamma \theta \rangle \in F, S' \after y})\}.$$  

Proof Follows immediately from the definition of traces $t_{\gamma \sigma, F, S'}$.

Proposition 4 Let $(S, L, \rightarrow, s_0)$ be an IOLTS. Let $S' \subseteq S$ be a set of states and $F \subseteq \text{Straces}(S')$. Then for all $\gamma \sigma \sigma_2 \in F$ satisfying $\alpha \neq \epsilon$, we have:

$$\text{traces}(t_{\gamma \sigma \sigma_2, F, S'}) = \text{traces}(t_{\gamma \sigma, F, S'}) \cup \{\langle \sigma \theta \rangle \mid \theta \in \text{traces}(t_{\sigma_2, \langle \sigma \theta \rangle \in F, S' \after \sigma_2})\}.$$  

Proof The proof proceeds by induction on the length of $\sigma_1$.

- **Base case** Follows immediately from Lemma 1.
- **Induction step** Assume for the induction step that the above statement holds for all sequences of length $n - 1$ and the length of $\sigma_1$ is $n$. Suppose $\sigma_1 = x \sigma'_1$ with $\sigma'_1 \in L^*_\delta$ and $x \in L_\delta$. Therefore, the length of $\sigma'_1 = n - 1$.

From our base case we know that:

$$\text{traces}(t_{x \sigma'_1, F, S'}) = \text{traces}(t_{x \sigma'_1, F, S'}) \cup \{\langle \sigma \theta \rangle \mid \theta \in \text{traces}(t_{\sigma'_1, \langle \sigma \theta \rangle \in F, S' \after \sigma_2})\} \cup \{\langle \sigma \theta \rangle \mid \theta \in \text{traces}(t_{\sigma_2, \langle \sigma \theta \rangle \in F, S' \after \sigma_2})\}.$$  

From our base case, we know that:

$$\text{traces}(t_{x \sigma'_1, F, S'}) = \text{traces}(t_{x \sigma'_1, F, S'}) \cup \{\langle \sigma \theta \rangle \mid \theta \in \text{traces}(t_{\sigma'_1, \langle \sigma \theta \rangle \in F, S' \after \sigma_2})\}.$$  

Together, * and ** yield the desired equivalence.

The proposition given below formalizes that, indeed, the interaction between an internal choice test case and an IOLTS proceeds in an orchestrated fashion: the IOLTS is only required to observe outputs, since the implementation is unwilling to accept stimuli from the test case. It thus makes no sense to consider such test cases, as the example below illustrates.

Proposition 5 Let $s$ be an arbitrary IOLTS and $t$ be an internal choice test case. Let $x \in L_I$. Then for all $\sigma \in L^*_\delta$, we have:

$$t_\parallel s \xrightarrow{\sigma} \text{implies } \exists \sigma' \in L^* : \overline{\sigma} = \overline{\sigma'} \theta.$$  

On the basis of the above results, we can thus guarantee that test cases are successfully executable on implementations that behave as IOTS's. It thus suffices to investigate whether the test case generation algorithm can be made to generate internal choice test cases only. The proposition below confirms that this is indeed possible. This proposition relies on Property 1.

Proposition 6 Let $(S, L, \rightarrow, s_0)$ be an IOLTS. Then for all $S' \subseteq S$, all $F \subseteq \text{|Straces}(S')$ and all $\sigma \in F$, the test case $t_{\sigma, F, S'}$ is an internal choice test case.

Proof Because of Property 1, it suffices to show that $\text{traces}(t_{\sigma, F, S'}) \subseteq (L_U \cup \{(\theta)^n \cap L_I\} \cup \{\theta\}^*)$. We prove it by induction on the number of input actions in $\sigma$.  

\[ \text{Springer} \]
Induction step Assume for the induction step of the second induction that the above statement holds for all sequences of length \( n - 1 \) and that the length of \( \sigma \) is \( n \). Take \( \sigma = \gamma \alpha' \) with \( \alpha \in (L_U \cup \{ \delta \})^* \). Let \( \tau_{\{\gamma, \alpha, \delta\}} \) have an \( x \)-labeled transition to the pass state for \( x \notin \text{out}(S') \), and to the fail state for \( x \in \text{out}(S') \). Clearly, \( L_U \cup \{ \theta \} \subseteq (L_U \cup \{ \delta \}^+ L_1) \cup \{ \theta \} \). Hence, \( \tau_{\{\gamma, \alpha, \delta\}} \) is an internal choice test case.

Induction step Assume for the induction step that the above statement holds for all sequences of length \( n - 1 \) and that the length of \( \sigma \) is \( n \). Take \( \sigma = \gamma \alpha' \) with \( \alpha \in (L_U \cup \{ \delta \})^* \). Let \( \tau_{\{\gamma, \alpha, \delta\}} \) have an \( x \)-labeled transition to the pass state for \( x \notin \text{out}(S') \), and to the fail state for \( x \in \text{out}(S') \). Clearly, \( L_U \cup \{ \theta \} \subseteq (L_U \cup \{ \delta \}^+ L_1) \cup \{ \theta \} \). Hence, \( \tau_{\{\gamma, \alpha, \delta\}} \) is an internal choice test case.

Proposition 7 Let \((S, L, \rightarrow, s_0)\) be an IOLTS, let \( F \subseteq \text{Straces}(S') \) with \( S' \subseteq S \), and let \( T \) be a set of test cases obtained with Algorithm 1 from \( S' \) and \( F \). We have \( \text{traces}(T) \subseteq \bigcup_{\sigma \in F} \text{traces}(\tau_{[\sigma, F, S]}) \).

Proof The proof is given by induction on the number of recursions of Algorithm 1 in generating a test case \( t \in T \).

Base case We assume for the induction basis that test case \( t \) is generated by one time application of the algorithm. It is obvious that \( t := \text{pass} \). It follows from \( \text{traces}(\text{pass}) = \{ \} \) that \( \text{traces}(\text{pass}) \subseteq \bigcup_{\sigma \in F} \text{traces}(\tau_{[\sigma, F, S]}) \).

Induction step For the induction basis assume that the above thesis holds for all test cases obtained from \( n - 1 \) times or less recursive application of the algorithm and test case \( t \) is generated from \( n \) times recursion. We distinguish two cases.

- We suppose the second choice of the algorithm is selected. Following the algorithm, \( \text{traces}(t) = \{ \bar{x} | x \notin \text{out}(S)| \} \cup \{ x \in \text{out}(S), \rho \in \text{traces}(t_x) | a \in L_1, \rho \in \text{traces}(t_x) \} \). We consider three cases.
  - We consider \( x \notin \text{out}(S) \). Upon observing \( x \notin \text{out}(S) \), \( t \) goes to terminal states and the algorithm terminates. Therefore, \( t \) is obtained by one time application of the algorithm. Following the induction hypothesis, \( \{ \bar{x} \} \subseteq \bigcup_{\sigma \in F} \text{traces}(\tau_{[\sigma, F, S]}) \).
  - We suppose that \( t := x; t_x \) for some \( x \in \text{out}(S) \). We know that \( t_x \) is obtained by recursively applying the algorithm for \( F' = \{ \sigma | x \in \text{out}(F') \} \) and \( S' = S \) after \( x \). Clearly, \( t_x \) is obtained by at most \( n - 1 \) times of application of the algorithm. It follows from the induction hypothesis that \( \text{traces}(t_x) \subseteq \bigcup_{\sigma \in F'} \text{traces}(\tau_{[\sigma, F, S']}) \). We know from Lemma 1 that for every \( \sigma \in F' \), \( \{ 1x \} \subseteq \bigcup_{\sigma \in F'} \text{traces}(\tau_{[\sigma, F, S']}) \) (Note that \( \forall \sigma \in F' \) we know that \( x \in \text{out}(F') \)). Therefore, the previous observation along with \( \{ \bar{x} \} \subseteq \bigcup_{\sigma \in F} \text{traces}(\tau_{[\sigma, F, S]}) \) leads to \( \{ \bar{x} \} \subseteq \bigcup_{\sigma \in F} \text{traces}(\tau_{[\sigma, F, S]}) \). Consequently, \( \bigcup_{x \notin \text{out}(S)} \{ x \} \subseteq \bigcup_{\sigma \in F} \text{traces}(\tau_{[\sigma, F, S]}) \) is resulted.
We suppose that \( t := a_1 t_a \) for some \( a \in L_I \) where \( F' = \{ \sigma \mid a \sigma \in F \} \neq \emptyset \) and \( t_a \) is obtained recursively by applying the algorithm for \( F' \) and \( S' = S \) after \( a \). With the same lines of reasoning in the previous item, we conclude that \( \{ \rho \mid \rho \in \text{traces}(t_a) \} \subseteq \bigcup_{\sigma \in F} \text{traces}(t_{\{\sigma,F,S\}}) \).

Therefore, we show that all three sets \( \{ x \mid x \notin \text{out}(S) \}, \bigcup_{s \in \text{out}(S)} \{ x \mid x \notin \text{out}(S), \rho \in \text{traces}(t_{i}) \} \) and \( \{ \rho \mid a \in L_I, \rho \in \text{traces}(t_{a}) \} \) are a subset of \( \bigcup_{\sigma \in F} \text{traces}(t_{\{\sigma,F,S\}}) \). Hence, \( \text{traces}(t) \subseteq \bigcup_{\sigma \in F} \text{traces}(t_{\{\sigma,F,S\}}) \).

We suppose the third choice of the algorithm is selected. Following the algorithm, \( \text{traces}(t) = \{ x \mid x \notin \text{out}(S) \} \bigcup_{s \in \text{out}(S)} \{ x \mid x \notin \text{out}(S), \rho \in \text{traces}(t_{i}) \} \). The remainder of the proof is identical to the previous one.

**Proposition 8** Let IO LTS \( s \) be a specification, let IOTS \( i \) be an implementation, and let \( t \) be a test case generated with Algorithm 1 from \( s \) after \( \epsilon \) and \( I \text{Ctraces}(s) \). Then \( t \) is an internal choice test case and hence, it is successfully executable against \( i \).

**Proof** We know from Propositions 6 and 7 that \( \text{traces}(t) \subseteq (L_U \cup (\{\theta\}^* L_I) \cup \{\theta\}^*)^* \). Therefore, test case \( t \) is an internal choice test case. Following Proposition 5 \( i \) reaches a quiescent state before an input is provided by \( t \); this input can be accepted by the implementation, which is input enabled in quiescent states. Therefore, \( t \) is executable against \( i \).

By combining Theorem 3 with the above proposition, we get the following corollary. It states that our test case generation algorithm is sound and exhaustive for the internal choice setting.

**Corollary 1** Let IO LTS \( \{ S, L, \rightarrow, s_0 \} \) be a specification. Then

1. a test case obtained with Algorithm 1 from \( s_0 \) after \( \epsilon \) and \( I \text{Ctraces}(s_0) \) is sound for \( s_0 \) with respect to \( I \text{O} \text{Ctraces}(s_0) \).
2. the set of all possible test cases that can be obtained from Algorithm 1 from \( s_0 \) after \( \epsilon \) and \( I \text{Ctraces}(s_0) \) is exhaustive for \( s_0 \) with respect to \( I \text{O} \text{Ctraces}(s_0) \).

## 5 Adapting IOCO to asynchronous setting

In order to perform conformance testing in the asynchronous setting in [15] and [16] both the class of implementations and test cases are restricted to internal choice class. Then, it is argued (with a proof sketch) that in this setting, the verdict obtained through asynchronous interaction with the system coincides with the verdict (using the same set of restricted test-cases) in the synchronous setting. In this section, we re-visit the approach of [15] and [16], give full proof of their main result and point out a slight imprecision in it.

### 5.1 Asynchronous test execution

Asynchronous communication delays obscure the observation of the tester; for example, the tester cannot precisely establish when the input sent to the system is actually consumed by it.

Asynchronous communication, as described in [10, Chapter 5], can be simulated by modelling the communications with the implementation through two dedicated FIFO channels. One is used for sending the inputs to the implementation, whereas the other is used to queue the outputs produced by the implementation. We assume that the channels are unbounded. By adding channels to an implementation, its visible behavior changes. This is formalized below.

**Definition 17 (Queue operator)** Let \( \langle S, L, \rightarrow, s_0 \rangle \) be an arbitrary IO LTS, \( \sigma_1 \in L_I \), \( \sigma_0 \in L_I \), and \( s, s' \in S \). The unary queue operator \( [\sigma_i \leftarrow \cdots \leftarrow \sigma_i] \) is then defined by the following axioms and inference rules:

\[
\begin{align*}
[\sigma_i \leftarrow \cdots \leftarrow \sigma_i] &\xrightarrow{a} [\sigma_i \leftarrow \cdots \leftarrow \sigma_i] \quad a \in L_I & (A1) \\
[\sigma_i \leftarrow \cdots \leftarrow \sigma_i] &\xrightarrow{\sigma_0} [\sigma_i \leftarrow \cdots \leftarrow \sigma_i] \quad \sigma_0 \in L_I & (A2) \\
[\sigma_i \leftarrow \cdots \leftarrow \sigma_i] &\xrightarrow{\tau \downarrow \sigma'} [\sigma_i \leftarrow \cdots \leftarrow \sigma_i] \quad \sigma' \in L_I & (B1) \\
[\sigma_i \leftarrow \cdots \leftarrow \sigma_i] &\xrightarrow{\sigma} [\sigma_i \leftarrow \cdots \leftarrow \sigma_i] \quad \sigma \in L_I & (B2) \\
[\sigma_i \leftarrow \cdots \leftarrow \sigma_i] &\xrightarrow{\tau \downarrow \sigma'} [\sigma_i \leftarrow \cdots \leftarrow \sigma_i] \quad \sigma' \in L_I & (B3) \\
[\sigma_i \leftarrow \cdots \leftarrow \sigma_i] &\xrightarrow{\sigma, \sigma'} [\sigma_i \leftarrow \cdots \leftarrow \sigma_i] \quad \sigma, \sigma' \in L_I & (B4)
\end{align*}
\]

We abbreviate \( [\epsilon \leftarrow \cdots \leftarrow \epsilon] \) to \( Q(s) \). Given an IO LTS \( s_0 \), the initial state of \( s_0 \) in queue context is given by \( Q(s_0) \).

Observe that for an arbitrary IO LTS \( s_0 \), \( Q(s_0) \) is again an IO LTS. We have the following property, relating the traces of an IO LTS to the traces it has in the queued context.

**Property 2** Let \( \langle S, L, \rightarrow, s_0 \rangle \) be an arbitrary IO LTS. Then for all \( s, s' \in S \), we have \( s \xrightarrow{\sigma, \sigma'} Q(s) \xrightarrow{\sigma, \sigma'} Q(s') \).

The possibility of internal transitions is not observable to the remote asynchronous observer and hence, in [15,16], weak quiescence is adopted to denote quiescence in the queue context.

**Definition 18 (Synchronous execution in the queue context)** Let \( \langle S, L, \rightarrow, s_0 \rangle \) be an IO LTS, and let \( \langle T, L', \rightarrow, t_0 \rangle \) be a test case, such that \( L_I = L'_I \) and \( L_U = L'_I \setminus \{\theta\} \). Let \( s, s' \in S \) and \( t, t' \in T \). Then the synchronous execution of the test case and \( Q(s_0) \) is defined through the following inference rules:

\[
\begin{align*}
\text{If } &s \xrightarrow{\sigma} s' \text{ and } s \xrightarrow{\tau} s'' \text{ then } \sigma, \tau \downarrow s' & (D9) \\
\text{If } &s \xrightarrow{\sigma} s' \text{ and } s' \xrightarrow{\sigma'} s'' \text{ then } \sigma, \sigma' \downarrow s' & (D10) \\
\text{If } &s \xrightarrow{\sigma} s' \text{ and } s' \xrightarrow{\tau} s'' \text{ then } \sigma, \tau \downarrow s' & (D11) \\
\text{If } &s \xrightarrow{\sigma} s' \text{ and } s' \xrightarrow{\tau} s'' \text{ then } \sigma, \tau \downarrow s' & (D12)
\end{align*}
\]
The property below characterizes the relation between the test runs obtained by executing an internal choice test case in the synchronous setting and by executing a test case in the queued setting.

**Property 3** Let $(S, L, \to, s_0)$ be an IOLTS and let $(T, L', \to, t_0)$ be a TTS\(^\dag\). Consider arbitrary states $s, s' \in S$ and $t, t' \in T$ and an arbitrary test run $\sigma \in L'^{\infty}$. We have the following properties:

1. $t||s \xrightarrow{\sigma} t'||s'$ implies $t||Q(s) \xrightarrow{\sigma} t'||Q(s')$
2. $\text{Sinit}(t||s) = \text{Sinit}(t||Q(s))$.

The proposition below proves to be essential in establishing the correctness of our main results in the remainder of Sect. 5. It essentially establishes the links between the internal behaviors of an implementation in the synchronous and the asynchronous settings.

**Proposition 9** Let $(S, L, \to, s_0)$ be an IOLTS and let $(T, L', \to, t_0)$ be a TTS\(^\dag\). For all states $t \in T, s, s' \in S$, all $\sigma_i \in L_i^\infty$ and $\sigma_n \in L_n^\infty$, we have:

1. $S \xrightarrow{\epsilon} S' \iff t||s \xrightarrow{\sigma} t'||s'$ (R1\(^\dag\))
2. $[s_0 \xrightarrow{\epsilon \in \sigma_i} \epsilon \in \sigma_i] \iff [s_0 \xrightarrow{\epsilon \in \sigma_i} \epsilon \in \sigma_i]$.

**Proof**

We prove the two implications by induction on the length of the $\tau$-traces leading to $\xrightarrow{\epsilon \in \sigma_i}$:

1. Case $\Rightarrow$ Assume, for the induction basis, that $i \xrightarrow{\epsilon} i'$ is due to a $\tau$-trace of length 0; thus, $i = i'$. It then follows that $[s_0 \xrightarrow{\epsilon \in \epsilon} \epsilon \in \epsilon]$ and since $i = i'$, we have that $[s_0 \xrightarrow{\epsilon \in \epsilon} \epsilon \in \epsilon]$, which was to be shown.

For the inductive step, assume that the thesis holds for all $\Rightarrow$ resulting from a $\tau$-trace of length $n - 1$ or less and that $i = i'$. It follows from the induction hypothesis that $[s_0 \xrightarrow{\epsilon \in \epsilon} \epsilon \in \epsilon]$. Also from $i_{n-1} \xrightarrow{\epsilon} i'$ and deduction rule $\mathcal{R}$ in Definition 17, we have that $[s_0 \xrightarrow{\epsilon \in \epsilon} \epsilon \in \epsilon]$. Hence, that $[s_0 \xrightarrow{\epsilon \in \epsilon} \epsilon \in \epsilon]$, which was to be shown.

**5.2 Sound verdicts of internal choice test cases**

In [8,16], it is argued that providing inputs to an IUT only after observing quiescence (i.e., in a stable state), eliminates the distortions in observable behavior, introduced by communicating to the IUT using queues. Hence, a subset of synchronous test-cases, namely those which only provide an input after observing quiescence, are safe for testing asynchronous systems. This is summarized in the following claim from [15,16] (and paraphrased in [8]):

**Claim** [16, Theorem 1] Let $s_0$ be an arbitrary IOT\(^\dag\), and let $(T, L, \to, t_0)$ be a TTS\(^\dag\). Then $s_0$ passes $t_0$ iff $Q(s_0)$ passes $t_0$.

In [8], the claim is taken for granted, and, unfortunately, in [15,16] only a proof sketch is provided for the above claim; the proof sketch is rather informal and leaves some room for interpretation, as illustrated by the following excerpt:
“...An implementation guarantees that it will not send any output before receiving an input after quiescence is observed...”

As it turns out, the above result does not hold in its full generality, as illustrated by the following example.

**Example 8** Consider the internal choice test case with initial state \( t_0 \) in Fig. 6. Consider the implementation modeled by the IOTS\(^n\) depicted in Fig. 2, starting in state \( o_0 \). Clearly, we find that \( o_0 \) passes \( t_0 \); however, in the asynchronous setting, \( Q(o_0) \) passes \( t_0 \) does not hold. This is due to the divergence in the implementation, which gives rise to an observation of quiescence in the queued context, but not so in the synchronous setting.

The claim does hold for non-mergent internal choice implementations. Note that divergence is traditionally also excluded from testing theories such as [ioco]. In this sense, assuming non-mergence is no restriction. Apart from the following theorem, we tacitly assume in all our formal results to follow that the implementation IOLT\(S\)s are non-mergent.

**Theorem 4** Let \( \langle S, L, \rightarrow, s_0 \rangle \) be an arbitrary IOTS\(^n\) and let \( \langle T, L', \rightarrow, t_0 \rangle \) be a TTS\(^n\). If \( s_0 \) is non-mergent, then \( s_0 \) passes \( t_0 \) iff \( Q(s_0) \) passes \( t_0 \).

Given the pervasiveness of the original (non-)theorem, a formal correctness proof of our corrections to this theorem (i.e., our Theorem 4) is highly desirable. In the remainder of this section, we therefore give the main ingredients for establishing a full proof for Theorem 4. We start by establishing a formal correspondence between observations of quiescence in the synchronous setting and observations of weak quiescence in the asynchronous setting.

**Lemma 2** Let \( \langle S, L, \rightarrow, s_0 \rangle \) be an IOTS\(^n\). Let \( s \in S \) be an arbitrary state. Then \( \delta_q(Q(s)) \) implies \( \delta(s') \) for some \( s' \in S \) satisfying \( s \rightarrow s' \).

**Proof** Assume, towards a contradiction, that for all \( s' \in S \) such that \( s \rightarrow s' \), it doesn’t hold \( \delta(s') \). Take the \( s' \) with the largest empty trace (by counting the numbers of \( \tau \)-labeled transitions). Such \( s' \) must exist since otherwise, there must be a loop of \( \tau \)-labeled transition which is opposed to the assumption that \( s \) does not diverge. Since \( s' \) is not quiescent, according to Definition 4, there exists an \( x \in L_u \) such that \( s' \rightarrow x \). Hence, there must exist an \( s'' \in S \) such that \( s' \rightarrow x \rightarrow s'' \). It follows from Proposition 9 and deduction rule 13 in Definition 17 that \( Q(s) \rightarrow s'' \) and since the output queue is non-empty we can apply the deduction rule A2 on the target state and obtain \( s'' \rightarrow Q(s') \). Combining the two transition we obtain \( Q(s) \rightarrow Q(s') \). From the latter transition we can conclude that \( Q(s) \) is not quiescent which is contradictory to the statement.

The above lemma guarantees that all stimuli provided by an TTS\(^n\) are accepted by implementations that behave as some IOTS\(^n\), even when we adopt the asynchronous communication scheme between testers and the implementation. Following the above lemma, the proposition below states that every asynchronous test case execution can lead to a state in which both communication queues are empty.

**Proposition 10** Let \( \langle S, L, \rightarrow, s_0 \rangle \) be an IOTS\(^n\), and let \( \langle T, L', \rightarrow, t_0 \rangle \) be a TTS\(^n\). Assume arbitrary states \( t' \in T \) and \( s, s' \in S \), and an arbitrary test run \( \sigma \in L^\ast \). Then for all \( \sigma_i \in L^\ast \) and \( \sigma_u \in L^\ast \):

\[
t_0 \vdash Q(s) \Rightarrow t' \vdash \exists s'' \in S : t_0 \vdash Q(s')
\]

Before we address the proof of the above proposition, we first need to show the correctness of some auxiliary lemmata given below. The lemma below states that only at weakly quiescent states the input queue can grow.

**Lemma 3** Let \( \langle S, L, \rightarrow, s_0 \rangle \) be an IOTS\(^n\), and let \( \langle T, L', \rightarrow, t_0 \rangle \) be a TTS\(^n\). Let \( s, s' \in S, t, t' \in T \) be arbitrary states and \( \sigma_u \in L^\ast \) and \( \sigma_i \in L^\ast \) and \( a \in L_1 \). If \( t \vdash \sigma_i \ll S \ll \sigma \ll a \), then \( \delta_q(\sigma_i \ll S \ll \sigma \ll a) \).

**Proof** Assume \( a \in L_1 \) and \( t \vdash \sigma_i \ll S \ll \sigma \ll a \). We thus find that \( s \rightarrow s' \) and subsequently according to Proposition 9(1) we have \( \sigma_i \ll S \ll \sigma \ll a \). The former observation and Proposition 9(1) lead to \( t \vdash \sigma_i \ll S \ll \sigma \ll a \). Using deduction rule A1 in Definition 17 and applying deduction rule R2 in Definition 14 result in \( t \vdash \sigma_i \ll S \ll \sigma \ll a \). Hence, there is a trace starting from \( t \vdash \sigma_i \ll S \ll \sigma \ll a \). It follows then from Definition 13 that \( \delta_q(\sigma_i \ll S \ll \sigma \ll a) \) (since test case \( t \) only provides an input immediately after having observed quiescence), which was to be shown.

We find that in executing an internal choice test case on an implementation behaving as an IOLS\(^n\), the input and output queues cannot be non-empty simultaneously. This is formalized by the lemma below.

**Lemma 4** Let \( \langle S, L, \rightarrow, s_0 \rangle \) be an IOTS\(^n\), and let \( \langle T, L', \rightarrow, t_0 \rangle \) be a TTS\(^n\). Let \( s, s' \in S, t, t' \in T \) be arbitrary states. There is no trace \( \sigma_u \in L^\ast \) such that \( t \vdash Q(s) \Rightarrow t' \vdash Q(s') \) and the input and output queues are both non-empty at the same time (\( \sigma_i \neq \epsilon \land \sigma_u \neq a \)).

**Proof** Assume, towards a contradiction, that the following two statements hold:
1. \( t \cdot Q(s) \xrightarrow{\alpha} t' \cdot [\sigma, \rho, s' \ll a, \sigma] \)

2. \( \sigma' \neq \epsilon \land \sigma'' \neq \epsilon \)

Since both \( \sigma_1 \) and \( \sigma_u \) are non-empty, there must exist the largest prefix \( \sigma' \) of \( \sigma \) during which the two queues are never simultaneously non-empty, i.e., by observing a single action after \( \sigma' \), both queues become non-empty for the first time. Hence, there exists \( \sigma' \), \( \sigma'' \in L^w \) as a prefix and postfix of \( \sigma \) respectively and \( y \in L' \).

1. \( \sigma = \sigma' \gamma \sigma'' \)

2. there exist \( \sigma'_1 \in (L_1)^*, \sigma'_u \in (L_U)^* \) such that \( t \cdot Q(s) \xrightarrow{\sigma'} t_1 \cdot [\sigma'_1, \ll s_1, \ll a, \sigma'_1] \) (with \( t_1 \in T \) and \( s_1 \in S \)) and \((\sigma'_u = \epsilon \land \sigma'_1 \neq \epsilon) \lor (\sigma'_u = \epsilon \land \sigma'_u \neq \epsilon) \)

3. there exist \( \sigma''_1 \in (L_1)^*, \sigma''_u \in (L_U)^* \) such that \( t_2 \cdot Q(s) \xrightarrow{\sigma''} t_2 \cdot [\sigma''_1, \ll s_2, \ll a, \sigma''_1] \) (with \( t_2 \in T \) and \( s_2 \in S \)) \lor (\sigma''_1 = \epsilon \land \sigma''_1 \neq \epsilon) \lor (\sigma''_1 = \epsilon \land \sigma''_1 \neq \epsilon)

4. \( t_2 \cdot Q(s) \xrightarrow{\sigma''} t' \cdot [\sigma, \rho, s' \ll a, \sigma] \).

Note that after \( \sigma' \) both input and output queues cannot be empty, since a single transition \( y \) only increases the size of one of the two queues (see rules A1 and I3 in Definition 17). Below, we distinguish two cases based on the status of the input queue after executing the trace \( \sigma' \): either the input queue is empty (and the output queue is not), or the other way around.

1. Case \( \sigma'_1 = \epsilon \). The only possible transition that can fill an output queue is due to the application of deduction rule I3 in Definition 17. Hence, there must exist some \( s_2 \) and \( x \in L_U \) such that \( x \cdot s_1 \cdot s_2 \cdot L \) that \( \sigma'_1 = \epsilon \) and \( \sigma''_1 = x \). The former x-labeled transition can only be due to deduction rule I3 in Definition 17 and hence, we have \( s_1 \xrightarrow{\alpha} s_2 \).

However, it follows from \( \sigma'_1 = \epsilon \) that there exists an \( a \in L_1, s_p \in S \), a prefix \( \sigma'_p \) of \( \sigma' \) such that \( \sigma'_1 = \rho_1 a \) and \( t \cdot Q(s) \xrightarrow{\sigma'} t'_1 \cdot [\epsilon \cdot s_p \ll a, \rho_1] \xrightarrow{\alpha} t_1 \cdot [\epsilon \cdot s_1 \ll a] \).

We have from Lemma 3 that \( \delta_q([\epsilon \cdot s_1 \ll a]) \). Using deduction rule A2 on \( s_1 \xrightarrow{\alpha} s_2 \), we obtain that \( [\epsilon \cdot s_1 \ll a] \xrightarrow{\epsilon} [\epsilon \cdot s_2 \ll a] \). Hence according to Definition 4, state \( [\epsilon \cdot s_1 \ll a] \) is not quiescent, which contradicts our observation that \( \delta_q([\epsilon \cdot s_1 \ll a]) \).

2. Case \( \sigma'_1 = \epsilon \). The only transition which allows for filling the input queue is due to the subsequent application of deduction rules R2 and A1. Hence, there exists an \( a \in L_1 \), such that \( t_1 \cdot Q(s) \xrightarrow{\sigma''} t_2 \cdot [\epsilon \cdot s_2 \ll a, \sigma] \).

It follows from Lemma 3 that \( \delta_q([\epsilon \cdot s_2 \ll a]) \). However since \( \sigma'' \neq \epsilon \), there exists a \( y \in L_U \) and \( \rho_2 \in L_{U_2} \), such that \( \sigma'' = \rho_2 \) and using deduction rule A2, we obtain that \( [\epsilon \cdot s_2 \ll a] \xrightarrow{\epsilon} [\epsilon \cdot s_2 \ll a] \) and thus, \( [\epsilon \cdot s_2 \ll a] \) is not quiescent, which contradicts our earlier observation.

Finally, the lemma given below states that in a queue context, implementations that have a non-empty input queue are weakly quiescent. The correctness of the lemma follows from the two preceding lemmata.

**Lemma 5** Let \( \langle s, L, \rightarrow, s_0 \rangle \) be an IOTS\( ^\gamma \), and let \( \langle T, L', \rightarrow, t_0 \rangle \) be a TTS\( ^\gamma \). Let \( s, s' \in S, t, t' \in T \) be arbitrary states, \( \sigma \in L^w , \sigma_1 \in L_1^r \) and \( \sigma_2 \in L^U_1 \). If \( t \cdot Q(s) \xrightarrow{\sigma} t' \cdot [\sigma, \rho, s' \ll a, \sigma] \) and \( \sigma_1 \neq \epsilon \) then \( \delta_q(s') \) and \( \sigma_2 = \epsilon \).

Proof by Lemma 4, we have that \( \sigma_2 = \epsilon \). Assume, towards a contradiction that there exists an \( x \in L_U \) such that \( x \in \text{Sinit}(s') \). Since \( x \in \text{Sinit}(s') \), it follows from Definition 2(2) that there exists an \( s'' \in S \) such that \( s' \xrightarrow{\epsilon} s'' \). Since \( \sigma_1 \neq \epsilon \) there exist \( \sigma'_1 \in L^w, s_p \in S, t_p \in T, a \in L_1, \) and \( \rho_1 \in L^U_1 \) such that \( \sigma_1 = \rho_1 a \) and \( t \cdot Q(s) \xrightarrow{\sigma'} t_1 \cdot [\epsilon \cdot s_p \ll a] \xrightarrow{\alpha} t'' \cdot [\epsilon \cdot s' \ll a] \). From the latter transition, we conclude that \( [\epsilon \cdot s' \ll a] \) is not quiescent which is a contradiction.

We now are in a position to formally establish the correctness of Proposition 10.

**Proof** (Proposition 10) We distinguish four cases based on the status of input and output queues.

1. Case \( \sigma_1 \neq \epsilon , \sigma_2 = \epsilon \). By assuming \( s' = s \), the statement holds.

2. Case \( \sigma_1 \neq \epsilon , \sigma_2 \neq \epsilon \). According to Lemma 4, no trace leads to this situation.

3. Case \( \sigma_1 \neq \epsilon , \sigma_2 = \epsilon \). We prove this case by an induction on the length of \( \sigma_1 \).

**Base case** Since \( \sigma_1 \neq \epsilon \), for the induction basis, the smallest possible length of \( \sigma_1 \) is one. Thus there must be an \( x \in L_1 \) such that \( \sigma_1 = x \). From Lemma 5, we know that \( \forall y \in L_U , y \not\in \text{Sinit}(s') \) and since \( s' \) doesn’t diverge, it must reach eventually a state such as
i ∈ S which performs a transition other than an internal one, hence the only possible choice is an input transition. From Definition 8 we know that δ(i) and state i is input-enabled as well. Thus ∃i′ ∈ S : i → i′. Due to the subsequent application of deduction rules of II, 12 in Definition 17 and R1 in Definition 14, transition t′ || [e ∈ S ′′ < e] → t′ || Q(i′) is possible. By assuming s′′ = i′ and combination of the latter transition and the assumption, we have t′ || Q(s) \implies t′ || Q(s′′) which was to be shown.

**Induction step** Assume that the statement holds for all non-empty input queues of length n − 1 or less and length n for σi. It follows from σi ≠ ε that there exists an a ∈ L1, σi′ ∈ L1, σ′ ∈ L* and i′ ∈ S and t′p ∈ T such that σi = σi′a and t′ || Q(s) \implies t′ || [e ∈ S ′′ < σi]. It follows from the induction hypothesis that ∃i′ ∈ S : t′ || Q(i) \implies t′ || Q(i′). Due to the application of deduction rule R2 in Definition 14 and A1 in Definition 17, we have t′ || Q(i) \implies t′ || [e ∈ L < a]. It follows from the induction basis that ∃i′ ∈ S : t′ || Q(i) \implies t′ || Q(s′). Combining both transitions leads to ∃i′ ∈ S : t′ || Q(s) \implies t′ || Q(s′) which was to be shown.

4. **Case σi = ε, σu ≠ ε.** We prove this case by an induction on the length of σu.

**Base case** Since σu ≠ ε, for the induction basis, the smallest possible length of σu is one. Thus, assume, for the induction basis, that there exists an x ∈ LU such that σu = x. The only possible transition that can fill the output queue is due to the application of deduction rule I3 in Definition 17. Hence, there must exist some s′′, q′′ ∈ S such that [σu′ ∈ S ′′ < σi] \implies [σu′ ∈ S ′′ < σi]. Combining both transitions, we find [σu′ ∈ S ′′ < σi] \implies [σu′ ∈ S ′′ < σi]. It follows from the application of deduction rule R1* in Proposition 9 that the input queue at state [σu′ ∈ S ′′ < σi] must be empty since otherwise according to Lemma 5, s′ would be quiescent and could not produce any output. Thus there exist σ′ ∈ L*, σu′ ∈ L and t′p ∈ T such that t′ || Q(s) \implies t′ || [e ∈ S ′′ < σi] \implies t′ || [e ∈ S ′′ < σi] and σ = σ′σu′. Applying deduction rules R2 in Definition 14 and A2 in Definition 17, we find t′ || [e ∈ S ′′ < σi] \implies t′ || Q(s′) and subsequently we have t′ || Q(s) \implies t′ || [e ∈ S ′′ < σi] \implies t′ || Q(s′) which was to be shown.

**Induction step** Assume that the thesis holds for all non-empty output queues with length n − 1 or less and length of σu is n. It follows from σu ≠ ε that there exist an x ∈ LU, σu′ ∈ L, σ′ ∈ L* and t′p ∈ T and q, q′ ∈ S such that σu = σu′x and t′ || Q(s) \implies t′ || [e ∈ S ′′ < e] \implies t′ || [e ∈ S ′′ < e] and σ = σ′σu′. Applying deduction rule R2 in Definition 14 and A2 in Definition 17, we have t′ || [e ∈ S ′′ < e] \implies t′ || Q(s′). Thus we can run the previous execution in a new order such that t′ || Q(s) \implies t′ || Q(s′) which was to be shown.

□

As a consequence of the above proposition, we find the following corollary. It states that each asynchronous test execution can be broken into individual observations such that, before and after each observation, the communication queue is empty.

**Corollary 2** Let (S, L, →, s0) be an IOTS and let (T, L′, →, t0) be a TTS. Assume arbitrary states t′ ∈ T and s′ ∈ S, and an arbitrary test run σ ∈ L* and x ∈ L′. Then t0 || Q(s) \implies t′ || Q(s′) implies ∃s′′ ∈ T, s′′ ∈ S : t0 || Q(s) \implies t′ || Q(s′′) \implies t′ || Q(s′). Moreover, if x = 0 then δq(Q(s′)).

The lemma below establishes a correspondence between the test runs that can be executed in the asynchronous setting and those runs one would obtain in the synchronous setting. The lemma is basic to the correctness of our main results in this section.

**Lemma 6** Let (S, L, →, s0) be an IOTS, and let (T, L′, →, t0) be a TTS. Let s, s′ ∈ S and t′ ∈ T be arbitrary states. Then, for all σ ∈ L*, such that t0 || Q(s) \implies t′ || Q(s′), there is a non-empty set S ⊆ s′ ∈ S | s′ → s′′ such that

1. s′′ ∈ S | δ(s′′) \cap s′′ → s′′ ⊆ S if ∃s′ ∈ L* : σ = σ′
2. s′ ∈ S if ∃s′ ∈ L* : σ = σ′
3. ∃s′′ ∈ S : t0 || s \implies t′ || s′′.

**Proof** We prove this lemma by induction on the length of σ ∈ L*.

- **Base case** Assume that the length of σ is 0, i.e., σ = ε. Assume that t0 || Q(s) \implies t0 || Q(s′). By Proposition 9(2) we have s \implies s′. Set S = {s′ | s′ → s′′}. Let s′ ∈ S be an arbitrary state. Proposition 9(1) leads to t0 || s \implies t0 || s′ and t0 || s′ \implies t0 || s′. By transitivity, we have the desired t0 || s \implies t0 || s′′. It is also clear that s′ ∈ S. We thus find that S meets the desired conditions.

- **Induction step** Assume that the statement holds for all σ′ of length at most n − 1. Suppose that the length of σ is
n. Assume that $t_0 || Q(s) \xrightarrow{\sigma} t' || Q(s')$. By Corollary 2, there is some $s_{n-1} \in S$, a $t_{n-1} \in T$ and $\sigma_{n-1} \in L^n$ and $x \in L'$ such that $\sigma = \sigma_{n-1} x t_0 || Q(s) \xrightarrow{\sigma_{n-1}} t_{n-1} || Q(s_{n-1}) \xrightarrow{t_{n-1}} t' || Q(s')$.

By induction, there must be a set $S_{n-1} \subseteq \{s'' \in S | s_{n-1} \xrightarrow{\epsilon} s''\}$, such that

1. $\{s'' \in S | \delta(s'') \wedge s_{n-1} \xrightarrow{\epsilon} s''\} \subseteq S_{n-1}$ if $\exists \sigma' \in L^n : \sigma = \sigma' \theta$
2. $s_{n-1} \in S_{n-1}$ if $\exists \sigma' \in L^n : \sigma = \sigma' \theta$
3. $\forall s'' \in S_{n-1} : t_0 || s \xrightarrow{\sigma_{n-1}} t_{n-1} || s''$.

We next distinguish three cases: $x \in L_I$, $x \in L_U$ and $x \notin L_{I} \cup L_{U}$.

1. Case $x = \theta$. We thus find that $t_{n-1} || Q(s_{n-1}) \xrightarrow{\theta} t_{n} || Q(s')$. As a result of Corollary 2, we have $\delta_{\theta}(s')$.

We then find as a result of Lemma 2, there must be some state $s'' \in S$ such that $s_{n-1} \xrightarrow{\epsilon} s' \xrightarrow{\epsilon} s''$ and $\delta(s'')$. Consider the set $S_n = \{s'' \in S | \delta(s'') \wedge s' \xrightarrow{\epsilon} s''\}$.

Let $s''$ be an arbitrary state in $S_n$. Distinguish between cases $s_{n-1} \notin S_{n-1}$ and $s_{n-1} \in S_{n-1}$. In the case, $s_{n-1} \notin S_{n-1}$, we know from the construction of $S_{n-1}$ that $s'' \in S_{n-1}$ and $s'' \xrightarrow{\epsilon} s''$ always holds. In the case $s_{n-1} \in S_{n-1}$, we have that $s_{n-1} \xrightarrow{\epsilon} s' \xrightarrow{\epsilon} s''$.

We thus find that $\forall s'' \in S_n \exists s' \in S_{n-1} : t_0 || s \xrightarrow{\sigma_{n-1}} t_{n-1} || s'' \xrightarrow{\theta} t' || s''$.

Thus $S_n$ has the desired requirement that $t_0 || s \xrightarrow{\sigma_{n-1}} t' || s''$ for all $s'' \in S_{n}$. Also, $\{s'' \in S | \delta(s'') \wedge s' \xrightarrow{\epsilon} s''\} \subseteq S_{n}$ is concluded from construction of $S_n$.

Hence, $S_n$ satisfies all desired conditions.

2. Case $x \in L_I$. By Property 5, we find that the last step in $\sigma_{n-1} \notin \theta$ must be $\theta$. It follows from corollary 2 that $Q(s_{n-1})$ is weakly quiescent and consequently $\delta_{\theta}(s_{n-1})$. By induction we have that $\{s'' \in S | \delta(s'') \wedge s_{n-1} \xrightarrow{\epsilon} s''\} \subseteq S_{n-1}$. Consider the set $S_n = \{s'' \in S | s' \xrightarrow{\epsilon} s''\}$.

Transition $t_{n-1} || Q(s_{n-1}) \xrightarrow{t_{n-1}} t' || Q(s')$ implies that $s_{n-1} \xrightarrow{\epsilon} s'$. By Lemma 2 and Definition 8, we know that $\exists s \in S$ such that $s_{n-1} \xrightarrow{\epsilon} s \xrightarrow{\epsilon} s'$ and $\delta(s)$. From construction of $S_{n-1}$, we know that $s$ is in $S_{n-1}$. We thus find that $\forall s'' \in S_n \exists s' \in S_{n-1} : t_0 || s \xrightarrow{\sigma_{n-1}} t_{n-1} || s'' \xrightarrow{\theta} t' || s''$.

It is clear form construction of $S_n$ that $s' \in S_n$ as the required condition that $s' \in S_n$ if the last step of $\sigma$ is not $\theta$-labeled transition. We thus find that $S_n$ fulfills all desired requirements.

3. Case $x \in L_U$. Analogous to the previous case. □

We are now in a position to establish the correctness of Theorem 4. We provide the proof below:

Proof (Theorem 4) We prove the theorem by contraposition.

6 Adapting asynchronous setting to IOCO

In this section, we re-cast the results of the previous section to the setting with $\text{ioco}$ test-cases. We first show that the result of Theorem 2 cannot be trivially generalized to the asynchronous setting. Then using an approach inspired by [10, Chapter 5] and [8], we show how to re-formulate Theorem 4 in this setting.

In Sect. 3 it is shown that restricting the set of traces $F$ in implementation relation $\text{icoco}_F^{\alpha, b}$ will lead to a weaker testing power. Yet, we proved in Theorem 1 that discrimination power of $\text{icoco}_{\alpha, b}^{\text{Straces}(s)}$ for a given specification $s$ does not decrease by examining internal choice traces of $s$ instead of suspension traces in setting $\alpha, b \in \{\cap\}$. But, in the following example, we motivate that the testing power of $\text{icoco}^{\cap, \cap}_{\text{Straces}(s)}$ and $\text{icoco}^{\cap, \cap}_{\text{Straces}(s)}$ are different in the asynchronous setting.

Example 9 IOLTS $\sigma'$ in Fig. 6 shows a test case for IOLTS $o_0$ in Fig. 2, which is an internal choice IOTS. Assume that at the same time $o_0$ is also used as the implementation.

For $o_0$ as specification and implementation, we have that $o_0 || \text{ioco} o_0$. However, we can reach a fail verdict for $o_0$ under the queue context when using the test case $t_0'$. Consider the sequence $\text{mb} r$; in the queue context, the execution $t_0' || Q(o_0) \xrightarrow{m} t_1' || \text{for} o_0 a_0 \in \{\cap\} \xrightarrow{r} t_2' || Q(o_1) \xrightarrow{c} t_3' || Q(o_2) \xrightarrow{b} t_4' || \text{fail} || \text{for} o_2 a_0 \in \{\cap\}$ is possible, which leads to the fail state. Note that the fail verdict is reached even if we omit divergence from the implementation $o_0$. This shows that Theorem 4 cannot be trivially generalized to the $\text{icoco}$ setting (even when excluding divergence and allowing for non-input-enabled states).

Our main interest in this section is to investigate implementations for which $\text{ioco}$ test cases cannot distinguish between synchronous and asynchronous modes of testing. To this end, we consider the relation between traces of a system and those of the system in queue context.
Definition 19 (Delay relation) Let \( L \) be a finite alphabet partitioned in \( L_I \) and \( L_U \). The delay relation \( \rho \subseteq L^*_I \times L^*_S \) is defined by the following deduction rules:

\[
\frac{\rho \\ \sigma_i \in L^*_I \quad \sigma_u \in L^*_U \quad \sigma \in \sigma' \quad \rho \in \rho' \quad \rho' \rho'}{\sigma \otimes \sigma' \quad \rho \otimes \rho'} \quad \text{COM}
\]

\[
\frac{\rho \rho' \rho''}{\rho'' \rho'} \quad \text{TRANS}
\]

Proposition 11 Let \( \langle S, L, \rightarrow, s_0 \rangle \) be an IOTS. Let \( s \in S \) and \( \sigma \in L^*_I \). Then \( \sigma \in \text{Straces}(Q(s)) \) iff there is a \( \sigma' \in \text{Straces}(s) \) such that \( \sigma' \models \sigma \).

Before we give the proof of the above proposition, we prove the lemmata given below. These allow us to establish links between traces in the synchronous and asynchronous settings.

Lemma 7 Let \( \langle S, L, \rightarrow, s_0 \rangle \) be an IOTS, \( s \in S \) and \( \sigma \in L^*_I \). Then \( \sigma \in \text{Straces}(Q(s)) \) implies that there is a \( s' \in S \) such that \( Q(s) \models_{\delta} Q(s') \).

Proof The proof is given by induction on the number of \( \delta \) in \( \sigma \in L^*_I \).

- **Base case** Assume the number of \( \delta \) in \( \sigma \) is 0, i.e., \( \sigma \in L^*_I \). We distinguish between two cases based on whether \( \sigma \in L^*_I \) and \( \sigma \notin L^*_I \).

1. Case \( \sigma \in L^*_I \). Due to deduction rule A1 in Definition 17, it always holds that \( Q(s) \models_{\delta} [e \in \delta \subset \sigma] \). Since \( s \) is input-enabled, there is a state \( s' \in S \) such that \( s \models_{\delta} s' \). By applying deduction rule \( I_2 \) several times, we have \( [e \in \delta \subset \sigma] \models_{\delta} Q(s') \). We thus find that \( s' \) meets the required condition.

2. Case \( \sigma \notin L^*_I \). Let \( \sigma = \sigma' \rho \), with \( \sigma' \in L^*_I \), \( x \in L_U \) and \( \rho \in L^*_I \). The appearance of \( x \) in trace \( \sigma' \rho \) can only be due to deduction rules \( I_3 \) and \( A_2 \) in Definition 17 and hence, we should have

\[
\begin{align*}
Q(s) &\models_{\delta} [e \in \delta \subset \sigma] \\
&\models_{\delta} [e \in \delta \subset \sigma] \\
&\models_{\delta} [e \in \delta \subset \sigma] \\
&\models_{\delta} [e \in \delta \subset \sigma]
\end{align*}
\]

for \( \sigma_w, \sigma_u, \sigma_v \in L^*_I \), \( \sigma_k \), \( \sigma_j \in L^*_I \) and \( s'' \), \( s'' \), \( s_2 \) and \( s_3 \) \in S. We conclude from the last observation and deduction rules \( A_2 \) in Definition 17 that \( \sigma_u \) must be the projection of \( \sigma_2 \) onto \( L^*_I \). It follows from the last observation and deduction rules \( A_1 \) and \( A_2 \) that also the following derivation is possible:

\[
[\sigma \in \delta \subset \sigma] \models_{\delta} [e \in \delta \subset \sigma], \text{ where } \sigma' \text{ is the projection of } \sigma_2 \text{ onto } L^*_I \text{. Since, } s_2 \text{ is input-enabled there is a state } s' \in S \text{ such that } s_2 \models_{\delta} s'. \text{ By using deduction rule } I_2, \text{ we have } [e \in \delta \subset \sigma] \models_{\delta} Q(s') \text{. Thus } s' \text{ meets the required condition.}
\]

\[\square\]
Assume that $\sigma = \rho x \tilde{\sigma}$ with $\rho \in L_1^*$, $x \in L_U$ and $\tilde{\sigma} \in L^*$. We have $Q(s) \xrightarrow{\rho \tilde{\sigma}} Q(s')$, implying that somewhere in this derivation the step $s_1 \xrightarrow{\delta} s_2$ is taken, for some $s_1, s_2 \in S$. This implies that there are two prefixes $\rho_1$ and $\rho_2$ of $\rho$ such that $\rho_2$ is a prefix of $\rho_1$ as well and also $Q(s) \xrightarrow{\rho_1} s \xrightarrow{\rho_2} Q(s')$. The last step of the previous derivation and deduction rule $A_2$ in Definition 17 lead to $[x \xrightarrow{S_2 \rho_1} \rho_2] Q(s')$. Since the input queue can be filled only under deduction rule $A_1$ in Definition 17 that $Q(s_2) \xrightarrow{\rho_1 \rho_2 \tilde{\sigma}} Q(s')$. By definition $\sigma_1 = (\rho \rho_2 \tilde{\sigma})$, we have $Q(s_2) \xrightarrow{\sigma_1} Q(s')$ with $\sigma_1 \in L^*$ and one output action less than $n$. It follows from induction hypothesis that $\exists \sigma'_1 \in \text{Straces}(s_2) : s_2 \xrightarrow{\sigma'_1} s' \land \sigma'_1 @ \sigma_1$. We thus have $s \xrightarrow{\rho_2} s_1 \xrightarrow{x} s_2 \xrightarrow{\sigma'_1} s'$ and subsequently, $\rho_2 x \sigma'_1 \in \text{Straces}(s)$. By applying deduction rule $PUSH$ and $COM$ in Definition 19 respectively, we have $x \sigma'_1 @ x(\rho \rho_2) \tilde{\sigma}$. On the other hand, due to rule $PUSH$ and $COM$ we know that $x(\rho \rho_2) \tilde{\sigma} \in (\rho \rho_2) x \tilde{\sigma}$ and consequently, $x \sigma'_1 @ (\rho \rho_2) x \tilde{\sigma}$ is obtained from deduction rule $TRANS$. Deduction rule $COM$, the last observation and $\rho_2 \rho_2 \sigma_1$ lead to $\rho_2 x \sigma'_1 @ \rho_2 (\rho \rho_2) x \tilde{\sigma}$. By definition $\sigma = \rho_2 x \sigma'_1$, we have $\sigma' @ \rho_2 (\rho \rho_2) x \tilde{\sigma}$ and more clearly, $\sigma' @ \sigma$. We thus find that $\sigma'$ meets the two desired conditions.

**Induction step** Assume the statement holds for all $\sigma$ with at most $n - 1$ occurrences of $\delta$. Suppose there are $n$ occurrences of $\delta$ in $\sigma$. Assume $\sigma = \sigma_1 \tilde{\sigma}$ with $\sigma_1 \in L^*$ and $\tilde{\sigma} \in L_1^*$. By Lemma 7, we know from $\sigma \in \text{Straces}(s)$ that there is a state $s' \in S$ such that $Q(s) \xrightarrow{\sigma_1 \tilde{\sigma}} Q(s')$. Due to Definitions 4 and 6, there exists a state $s_1 \in S$ such that $Q(s) \xrightarrow{\sigma_1 \tilde{\sigma}} Q(s_1) \xrightarrow{\tilde{\sigma}} Q(s')$ and $\delta(s_1)$. By taking the first transition of the previous derivation and induction basis, we find that there exists $\sigma'_1 \in \text{Straces}(s)$ such that $s \xrightarrow{\sigma'_1} s_1$ and $\sigma'_1 @ \sigma$. From $\delta(s_1)$, we have $s \xrightarrow{\sigma_1 \tilde{\sigma}} s_1$ and consequently by applying deduction rule $COM$ in Definition 19, $\sigma'_1 @ \sigma_1 \tilde{\sigma}$ is concluded. Take then, the last transition of the first derivation i.e., $Q(s_1) \xrightarrow{\tilde{\sigma}} Q(s')$ with $\tilde{\sigma} \in L_1^*$ and the number of occurrences of $\delta$ is $n - 1$ (one less than $\sigma$). By our induction hypothesis we find that there exists $\tilde{\sigma}' \in \text{Straces}(s_1)$ such that $s_1 \xrightarrow{\tilde{\sigma}'} s'$ and $\tilde{\sigma}' @ \tilde{\sigma}$. We thus have $\exists \sigma'_1 \in \text{Straces}(s)$, $\sigma'_1 \in \text{Straces}(s) : s_1 \xrightarrow{\sigma'_1} s_1 \xrightarrow{\tilde{\sigma}'} s'$. By applying deduction rule $COM$ to the first and second observation, i.e., $\sigma'_1 @ \sigma_1 \delta$ and $\tilde{\sigma}' @ \tilde{\sigma}$, we have $\sigma'_1 \delta \tilde{\sigma}' @ \sigma_1 \delta \tilde{\sigma}$. By defining $\sigma' = \sigma'_1 \delta \tilde{\sigma}'$ we find that $\sigma'$ satisfies the two required properties.

**Lemma 9** Let $\sigma, \sigma' \in L_1^*$ such that $\sigma \neq \sigma'$ and $\sigma @ \sigma'$. Then $\sigma'$ is of the form $\rho x \tilde{\rho}' x''$ for some $\rho' \in L_1^*$, $x \in L_U$ and $\rho, \rho'' \in L_2^*$ such that $\sigma$ is of the form $\rho x \tilde{\rho}$, for some $\tilde{\rho} \in L_3^*$ such that $\tilde{\rho} @ \rho' \tilde{\rho}''$.

**Proof** The proof proceeds by induction on the depth of the derivation for $\sigma @ \sigma'$ using the inference rules in Definition 19.

- **Base case** We assume that $\sigma'$ is derived from $\sigma$ by applying only one deduction rule. We find due to Definition 19 that only deduction rule $PUSH$ is applicable in this case. Following deduction rule $PUSH$, it is obtained that $\sigma = \rho x \sigma_1 \sigma_1$ with $\sigma_1 \in L_1^*$, $\sigma_1 \in L_1^*$ and consequently, $\sigma' = \rho \sigma_2 x \sigma_1 \sigma_2$. We conclude from rule $PUSH$ that $\sigma_1 \sigma_2 @ \sigma_1 \sigma_3$.

- **Induction step** We assume that the above thesis holds for all sequences derived by a derivation of maximum depth $n - 1$ (or less) using the inference rules in Definition 19 and $\sigma'$ is obtained by a derivation of depth $n$ for $n \geq 2$.

We distinguish three cases based on the last rule used in derivation of $\sigma'$ from $\sigma$.

- Assume that the last step in the derivation of $\sigma' @ \sigma$ is inference rule $PUSH$. This cannot be the case since applying $PUSH$ can lead to a derivation with depth 1 and we have that $n > 2$.

- Assume that the last step in derivation of $\sigma'$ from $\sigma$ is due to inference rule $COM$. Thus, there are $\sigma_1, \sigma_2$, $\sigma'_1$ and $\sigma'_2$ such that $\sigma_1 @ \sigma'_1$ and $\sigma_2 @ \sigma'_2$ while $\sigma = \sigma_1 \sigma_2$ and $\sigma' = \sigma'_1 \sigma'_2$. The depth of the derivation for the aforementioned two statements is at most $n - 1$ times. We distinguish two cases whether $\sigma_1 = \sigma'_1$ or not. We first assume that $\sigma_1 = \sigma'_1$. Thus, induction hypothesis is applicable on $\sigma_2 @ \sigma'_2$ and it is obtained that $\sigma'_1 = \rho \rho' x \rho''$ while $\sigma = \rho x \tilde{\rho}$ such that $\tilde{\rho} @ \tilde{\rho}' \tilde{\rho}''$. By concatenating $\sigma'_1$ and $\sigma'_2$ we find that $\sigma' = \sigma_1 \rho x \rho''$ while $\sigma = \sigma_1 \rho x \tilde{\rho}$ and $\tilde{\rho} @ \rho' \tilde{\rho}''$. Hence, $\sigma'$ satisfies the required condition.

Otherwise, suppose that $\sigma_1 \neq \sigma'_1$. Thus, by applying induction hypothesis on $\sigma_1 @ \sigma'_1$, it is obtained that $\sigma'_1 = \rho \rho' x \rho''$ and $\sigma = \rho x \tilde{\rho}$ such that $\tilde{\rho} @ \rho' \tilde{\rho}''$. By applying inference rule $COM$ to the premises $\sigma_1 @ \sigma'_1$ and $\sigma_2 @ \sigma'_2$, we have that $\tilde{\rho} \sigma_2 @ \rho' \tilde{\rho}' \sigma'_2$. By replacing $\sigma_1$ and $\sigma'_1$, respectively, in $\sigma = \sigma_1 \sigma_2$ and $\sigma' = \sigma'_1 \sigma'_2$, we obtain that $\sigma = \rho x \rho \sigma_2$ and $\sigma' = \rho \rho' x \rho'' \sigma'_2$. Hence, together with the thus-obtained $\tilde{\rho} \sigma_2 @ \rho' \tilde{\rho}' \sigma'_2$, which proves the thesis.

- Assume that the last step in derivation of $\sigma'$ from $\sigma$ is deduction rule $TRANS$. Thus, there exists a $\sigma''$ such that $\sigma @ \sigma''$ and $\sigma' @ \sigma''$, both with a derivation of depth $n - 1$ or less. Without loss of generality, we assume that $\sigma'' \neq \sigma$ and $\sigma'' \neq \sigma'$. (Otherwise, we have a derivation of depth $n - 1$.
for \( \sigma \@ \sigma' \), and by applying the induction hypothesis, the lemma follows.) By applying induction hypothesis on \( \sigma \@ \sigma' \), we obtain \( \sigma'' = \omega \omega' \omega'' \omega' \omega'' \) for some \( \omega, \omega' \in L_1^* \) and \( \omega'' \in L_1^* \) such that \( \sigma = \omega \omega' \omega'' \omega' \omega'' \). Applying induction hypothesis on \( \sigma'' \@ \sigma'' \) yields \( \gamma \gamma' \gamma'' \gamma'' \) for some \( \gamma, \gamma'' \in L_3^* \), \( \gamma' \in L_4^* \) such that \( \sigma'' = \gamma \gamma' \gamma'' \gamma'' \gamma'' \). Hence, we consider three cases below: firstly, \( \gamma \) is a prefix of \( \omega \omega' \), secondly, \( \gamma = \omega \omega' \) and finally \( \omega' \omega'' \) is a prefix of \( \gamma' 
olinebreak\).}

\[ \text{Definition 20} \] [Delay right-closed IOTS] Let \( (S, L, \rightarrow, s_0) \) be an IOTS. A set \( L' \subseteq L_3^* \) is delay right-closed iff for all

\[ \]
Theorem 5. the implementation and the test case is synchronous or asynchronous. That is, the IOTS do not depend on the execution context. That is, the IOTS is delay right-closed vacuously, even for arbitrary IOTS.

We denote the class of delay right-closed IOTSs ranging over \( L_I \) and \( L_U \) by \( \text{IOTS}^\text{dr} \) (\( L_I, L_U \)). The property below gives an alternative characterisation of delay right-closed IOTSs.

Property 4. Let \( (I, L, \rightarrow, i_0) \) be an IOTS. The IOTS is delay right-closed if for all \( \sigma \in L_J^t \), all \( x \in L_U \) and \( a \in L_I \), we have:

\[
\sigma ax \in \text{Straces}(i_0) \text{ then } \sigma ax \in \text{Straces}(i_0).
\]

Example 10. Consider the IOTS \( s_0 \) given in Fig. 8. It is not hard to check that \( s_0 \) is delay right-closed.

As stated in the following theorem, the verdicts obtained by executing an arbitrary test case on a delay right-closed IOTS do not depend on the execution context. That is, the verdict does not change when the communication between the implementation and the test case is synchronous or asynchronous.

Theorem 5. Let \( (I, L, \rightarrow, i_0) \) be a delay right-closed IOTS and let \( (T, L', \rightarrow, t_0) \) be an arbitrary test case. Then \( i_0 \overset{\text{passes}}{\Rightarrow} t_0 \) iff \( Q(i_0) \overset{a}{\Rightarrow} Q(t_0) \).

Before we address the proof of the above theorem, we first establish the correctness of the lemma below, stating that the suspension traces of a delay right-closed IOTS, as observed in an asynchronous setting are indistinguishable from the set of suspension traces observable in the synchronous setting.

Lemma 10. Let \( (S, L, \rightarrow, s_0) \) be a delay right-closed IOTS. Then \( \text{Straces}(Q(s_0)) = \text{Straces}(s_0) \).

Proof. We divide the proof obligation into two parts: \( \text{Straces}(Q(s_0)) \subseteq \text{Straces}(s_0) \) and \( \text{Straces}(s_0) \subseteq \text{Straces}(Q(s_0)) \). It is not hard to verify that the latter holds vacuously, even for arbitrary IOTSs.

It therefore remains to show that \( \text{Straces}(Q(s_0)) \subseteq \text{Straces}(s_0) \). Consider a \( \sigma \in \text{Straces}(Q(s_0)) \); by Proposition 11, \( \exists \sigma' \in \text{Straces}(s_0) : \sigma' \overset{a}{\Rightarrow} \sigma \). As \( s_0 \) is delay right-closed, we obtain the required \( \sigma \in \text{Straces}(s_0) \).

The above lemma is at the basis of the correctness of Theorem 5.

Proof. (Theorem 5) Using the lemma given above, the proof of the theorem follows from the observation that for all test cases \( (T, L', \rightarrow, t_0) \) and all \( \sigma \in L_J^t \):

\[
\exists i' \in I : t_0 \overset{\sigma}{\Rightarrow} \text{fail} || i' \text{iff } \exists i' \in I, \sigma_I \in L_J^t, \sigma_U \in L_J^u : t_0 \overset{\sigma}{\Rightarrow} Q(i_0) \overset{a}{\Rightarrow} \text{fail} || [\sigma_0 \leq i' \leq \sigma_I].
\]

Theorem 6. Let \( (I, L, \rightarrow, i_0) \) be a delay right-closed IOTS and let IOLTS \( (S, L, \rightarrow, s_0) \) be a specification. Then \( i_0 \overset{\text{icoco}}{\Rightarrow} s_0 \).

Proof. Follows from the existence of a sound and complete test suite that can test for \( \text{icoco} \), and the proof of Theorem 5.

We now show that delayed right-closedness of implementations is also a necessary condition to ensure the same verdict in the synchronous and the asynchronous setting.

Theorem 7. Let \( (I, L, \rightarrow, i_0) \) be an IOTS. If for every test case \( (T, L', \rightarrow, t_0) \), we have \( i_0 \overset{\text{passes}}{\Rightarrow} Q(i_0) \overset{a}{\Rightarrow} \text{passes} t_0 \), then \( i_0 \) is a delay right-closed IOTS.

Proof. We prove the theorem by contraposition, i.e., we show that if we test a non-delay right-closed IOTS, there is a test case that can detect this by giving a pass verdict in the synchronous setting but a fail verdict in the asynchronous setting.

Let \( (I, L, \rightarrow, i_0) \) be a delay right-closed IOTS. Thus, there is some \( x \in L_U, a \in L_I \) such that \( \sigma xa \in \text{Straces}(i_0) \), but not \( \sigma ax \in \text{Straces}(i_0) \). Let \( (T, L', \rightarrow, t_0) \) be a test case such that there is a \( t' \in T \) satisfying:

1. \( t_0 \overset{\sigma}{\Rightarrow} t' \),
2. \( t' \overset{\alpha}{\Rightarrow} t'' \), and \( t'' \overset{x}{\Rightarrow} \text{fail} \).
3. for all \( \sigma' \) such that \( t_0 \overset{\sigma'}{\Rightarrow} \text{fail} \) we have \( \sigma' = \sigma ax \).

Observe that the existence of such a test case is immediate. Then there are \( \sigma_I \in L_J^t, \sigma_U \in L_J^u \) and a state \( i \in (i_0 \text{ after } \sigma) \) such that \( t_0 || Q(i_0) \overset{\alpha}{\Rightarrow} \text{fail} || [\sigma_a \leq i \leq \sigma_I a] \), i.e., not \( Q(i_0) \overset{\text{passes}}{\Rightarrow} t_0 \). However, we do not have \( t_0 || i_0 \overset{\text{fail}}{\Rightarrow} t_0 \). By construction of the test case, we find that \( i_0 \overset{\text{passes}}{\Rightarrow} t_0 \).
The above theorems show that being right closed IOTSs is sufficient and necessary condition to have sound ioco test-cases in both synchronous and asynchronous settings, while avoiding composition of specifications with queues. Because of having same suspension traces in synchronous and asynchronous contexts (Lemma 10), testing asynchronously cannot jeopardize the order of the executed actions of the right-closed IOTS under test. A similar idea is presented in [8, 9] by considering delayed traces caused by remote channels (FIFO queues) in asynchronous testing to avoid composition of queues with specifications. Contrary to our work, test-cases in [8, 9] are generated by modifying an ordinary test case, e.g., an ioco test-case by including shuffled traces caused by the delays in asynchronous interactions. This new class of test-cases induces a new notion of conformance relation, while in this paper we focus on the ioco relation.

7 Conclusions

In this paper, we studied the theoretical foundations for synchronous and asynchronous conformance testing. To this end, we gave unifying intentional and extensional definitions of conformance testing relations and compared them extensively. Subsequently, we presented theorems which allow for using test-cases generated from ordinary specifications in order to test asynchronous systems. These theorems establish sufficient conditions when the verdict reached by testing the asynchronous system (remotely, through FIFO channels) corresponds with the local testing through synchronous interaction. In the case of ioco testing theory, we show that the presented sufficient conditions are also necessary.

The presented conditions for synchronizing ioco are semantic in nature and we intend to formulate syntactic conditions that imply the semantic conditions presented in this paper. For example, it is interesting to find out which composition of programming constructs and/or patterns of interaction satisfy the constraints established in this paper. The research reported in this paper is inspired by our practical experience with testing asynchronous systems reported in [1]. We plan to apply the insights obtained from this theoretical study to our practical cases and find out to what extent the constraints of this paper apply to the implementation of our case studies.

Acknowledgments We would like to thank Sjoerd Cranen (TU/e) and Maciej Gazda (TU/e) for their useful comments and suggestions.

References


Author Biographies

Neda Noroozi did her bachelor and masters in Computer Engineering at Sharif University of Technology in Iran and moved in 2010 to the Netherlands to start her Ph.D. studies in Computer Science at the Department of Computer Science at TU/e where she currently works.
Ramtin Khosravi is an assistant professor at School of ECE, University of Tehran. He received his Ph.D. in 2005 from Sharif University of Technology. He has been active in software development industry for 14 years in several domains such as automotive industry, eLearning, and financial domains. His research interests are mainly in modeling and analysis of asynchronous distributed systems and modeling and verification of software product lines.

Mohammad Reza Mousavi was born in 1978. He did his bachelor and masters in Computer Engineering at Sharif University of Technology in Iran and moved in 2001 to the Netherlands to start his Ph.D. studies in Computer Science. He got his Ph.D. degree in 2005 from Eindhoven University of Technology (TU/e). Since then, he has been an assistant professor at the Department of Electrical Engineering at TU/e, a postdoctoral researcher at Reykjavik University, Iceland and finally, an assistant professor at the Department of Computer Science at TU/e, where he currently holds a permanent position.

Tim A. C. Willemse received his PhD degree in computer science from the Eindhoven University of Technology 2003. He held positions at the University of Nijmegen and the company ASML. Since 2006, he is an Assistant Professor at the Department of Computer Science, Eindhoven University of Technology, and, since 2010, he is affiliated with CERN (Switzerland). His research interests include concurrency theory, and verification and validation of concurrent and systems.