Synchronizing asynchronous conformance testing

Citation for published version (APA):

Noroozi, N., Khosravi, R., Mousavi, M. R., & Willemse, T. A. C. (2011). *Synchronizing asynchronous conformance testing*. (Computer science reports; Vol. 1110). Technische Universiteit Eindhoven.

Document status and date:

Published: 01/01/2011

Document Version:

Publisher's PDF, also known as Version of Record (includes final page, issue and volume numbers)

Please check the document version of this publication:

- A submitted manuscript is the version of the article upon submission and before peer-review. There can be important differences between the submitted version and the official published version of record. People interested in the research are advised to contact the author for the final version of the publication, or visit the DOI to the publisher's website.
- The final author version and the galley proof are versions of the publication after peer review.
- The final published version features the final layout of the paper including the volume, issue and page numbers.

[Link to publication](#)

General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal.

If the publication is distributed under the terms of Article 25fa of the Dutch Copyright Act, indicated by the "Taverne" license above, please follow below link for the End User Agreement:

www.tue.nl/taverne

Take down policy

If you believe that this document breaches copyright please contact us at:

openaccess@tue.nl

providing details and we will investigate your claim.

Synchronizing Asynchronous Conformance Testing

Neda Noroozi^{1,2}, Ramtin Khosravi³,
Mohammad Reza Mousavi¹, and Tim A.C. Willemse¹

¹ Eindhoven University of Technology, Eindhoven, The Netherlands

² Fanap Corporation (IT Subsidiary of Pasargad Bank), Tehran, Iran

³ University of Tehran, Tehran, Iran

Abstract. We present several theorems and their proofs which enable using synchronous testing techniques such as input output conformance testing (**ioco**) in order to test implementations only accessible through asynchronous communication channels. These theorems define when the synchronous test-cases are sufficient for checking all aspects of conformance that are observable by asynchronous interaction with the implementation under test.

1 Introduction

Due to the ubiquitous presence of distributed systems (ranging from distributed embedded systems to the Internet), it becomes increasingly important to establish rigorous model-based testing techniques with an asynchronous model of communication in mind. This fact has been noted by the pioneering pieces work in the area of formal conformance testing, e.g., see [6, Chapter 5], [9] and [10], and has been addressed extensively by several researchers in this field ever since [2–5, 11, 12].

We stumbled upon this problem in our attempt to apply input-output conformance testing (**ioco**) [7, 8] to an industrial embedded system from the banking domain [1]. A schematic view of the implementation under test (IUT) and its environment is given in Figure 1.(a). The IUT is an Electronic Funds Transfer (EFT) switch, which provides a communication mechanism among different components of a card-based financial system. On one side of the IUT, there are components that the end-user deals with, such as Automated Teller Machines (ATMs), Point-of-Sale (POS) devices and e-Payment applications. On the other side, there are Core-Banking systems and the inter-bank network connecting EFT switches of different financial institutions.

To test the EFT switch, an automated on-line test-case generator is connected to it; the tester communicates (using an adapter) via a network with the IUT. This communication is inherently asynchronous and hence subtleties concerning asynchronous testing arise naturally in our context. A simplified specification of the switch in which these subtleties appear is depicted in Figure 1.(b). In this figure, the EFT switch sends a purchase request to the core banking system and either receives a response or after an internal step (e.g., an internal time-out, denoted by τ) sends a reversal request to the POS. In the synchronous setting, after sending a purchase request and receiving a response, observing a reversal request will lead to the fail verdict. This is justified by the fact that receiving a response should force the system to take the left-hand-side transition at the moment of choice in the depicted specification. However, in the asynchronous setting, a response is put on a channel and is yet to be communicated to the IUT. It is unclear to the remote observer when the response is actually consumed by the IUT. Hence, even when a response is sent to the system the observer should still expect to receive a reversal request.

The problems encountered in our practical case study have been encountered by other researchers. It is well-known that not all systems are amenable to asynchronous testing since they may feature phenomena (e.g., a choice between accepting input and generating output) that cannot be reliably observed in the asynchronous setting (e.g., due to unknown delays). In other words, to make sure that test-cases generated from the specification can test the IUT by asynchronous interactions and reach verdicts that are meaningful for the original IUT, either the class of IUTs, or the class of specifications, or the test-case generation algorithm (or a combination thereof) has to be adapted.

Fig. 1: EFT Switch and a simplified specification

Related work. In [11, Chapter 8] and [12], both the class of IUTs has been restricted (to the so-called *internal choice* specifications) and further the test-case generation algorithm is adapted to generate a restricted set of test-cases. Then, it is argued (with a proof sketch) that in this setting, the verdict obtained through asynchronous interaction with the system coincides with the verdict (using the same set of restricted test-cases) in the synchronous setting. We give a full proof of this result in Section 3 and report a slight adjustment to it, without which a counter-example is shown to violate the property. It remains to be investigated what notion of conformance testing is induced by the class of test-cases proposed in [11, 12].

In [5] a method is presented for generating test-cases from the synchronous specification that are sound for the asynchronous implementation. The main idea is to saturate a test-case with observation delays caused by asynchronous interactions. In this paper, we adopt a restriction imposed on the implementation inspired by [5, Theorem 1] and prove that in the setting of **ioco** testing this is sufficient for using synchronous test-case for the asynchronous implementation (dating back to [6]).

In [3, 4] the asynchronous test framework is extended to the setting where separate test-processes can observe input and output events and relative distinguishing power of these settings are compared. Although this framework may be natural in practice, we avoid following the framework of [3, 4] since our ultimate goal is to compare asynchronous testing with the standard **ioco** framework and the framework of [3, 4] is notationally very different. For the same reason, we do not consider the approach of [2], which uses a stamping mechanism attached to the IUT, thus observing the actual order input and output before being distorted by the queues.

To summarize, the present paper re-visits the much studied issue of asynchronous testing and formulates and proves some theorems that show when it is (im)possible to synchronize asynchronous testing, i.e., interaction with an IUT through asynchronous channels and still obtain verdicts that coincide with that of testing the IUT using the synchronous interaction mechanisms.

Structure of the paper After presenting some preliminaries in Section 2, we give a full proof of the main result of [11, Chapter 8] and [12] (with a slight modification) in Section 3. Then, in Section 4, we re-formulate the same results in the pure **ioco** setting. Finally, in Section 5, we show that the restrictions imposed on the implementation in Section 4 are not only sufficient to obtain the results but also necessary and hence characterize the implementations for which asynchronous testing can be reduced to synchronous testing. The paper is concluded in Section 6.

2 Preliminaries

In this section, we review some common formal definitions from the literature of labeled transition systems and **ioco** testing [8].

Specifications, actions and traces. In our model-based testing approach, systems are typically formalized using variations of a labeled transition system (LTS). Let τ be a constant representing an unobservable action.

Definition 1 (LTS). A labeled transition system (LTS) is a 4-tuple $\langle S, L, \rightarrow, s_0 \rangle$, where S is a set of states, L is a finite alphabet that does not contain τ , $\rightarrow \subseteq S \times (L \cup \{\tau\}) \times S$ is the transition relation, and $s_0 \in S$ is the initial state.

Fix an arbitrary LTS $\langle S, L, \rightarrow, s_0 \rangle$. We shall often refer to the LTS by referring to its initial state s_0 . Let $s, s' \in S$ and $x \in L \cup \{\tau\}$. We write $s \xrightarrow{x} s'$ rather than $(s, x, s') \in \rightarrow$; moreover, we write $s \xrightarrow{x}$ when $s \xrightarrow{x} s'$ for some s' , and $s \not\xrightarrow{x}$ when not $s \xrightarrow{x}$. The transition relation is generalized to (weak) traces by the following deduction rules:

$$\frac{}{s \xRightarrow{\epsilon} s} \quad \frac{s \xRightarrow{\sigma} s'' \quad s'' \xrightarrow{x} s' \quad x \neq \tau}{s \xRightarrow{\sigma x} s'} \quad \frac{s \xRightarrow{\sigma} s'' \quad s'' \xrightarrow{\tau} s'}{s \xRightarrow{\sigma} s'}$$

In line with our notation for transitions, we write $s \xRightarrow{\sigma}$ if there is a s' such that $s \xRightarrow{\sigma} s'$, and $s \not\xRightarrow{\sigma}$ when no s' exists such that $s \xRightarrow{\sigma} s'$.

Definition 2 (Traces and Enabled Actions). Let $s \in S$ and $S' \subseteq S$. We define:

1. $\text{traces}(s) =_{\text{def}} \{\sigma \in L^* \mid s \xRightarrow{\sigma}\}$, and we define $\text{traces}(S') =_{\text{def}} \bigcup_{s \in S'} \text{traces}(s)$
2. $\text{init}(s) =_{\text{def}} \{a \in L \cup \{\tau\} \mid s \xrightarrow{a}\}$, and we define $\text{init}(S') =_{\text{def}} \bigcup_{s \in S'} \text{init}(s)$,
3. $\text{Sinit}(s) =_{\text{def}} \{a \in L \mid s \xRightarrow{a}\}$, and we define $\text{Sinit}(S') =_{\text{def}} \bigcup_{s \in S'} \text{Sinit}(s)$.

A state in an LTS is said to *diverge* if it is the source of an infinite sequence of τ -labeled transitions. An LTS is *divergent* if one of its reachable states diverges.

Inputs, Outputs and Quiescence. In LTSs labels are treated uniformly. When engaging in an interaction with an actual implementation, the initiative to communicate is often not fully symmetric: the implementation is stimulated and observed. We therefore refine the LTS model to incorporate this distinction.

Definition 3 (IOLTS). An input-output labeled transition system (IOLTS) is an LTS $\langle S, L, \rightarrow, s_0 \rangle$, where the alphabet L is partitioned into a set L_I of inputs and a set L_U of outputs.

Throughout this paper, whenever we are dealing with an IOLTS (or one of its refinements), we tacitly assume that the given alphabet L for the IOLTS is partitioned in sets L_I and L_U . In our examples we distinguish inputs from outputs by annotating them with question- (?) and exclamation-mark (!), respectively. Note that these annotations are *not* part of action names.

Quiescence, defined below, is an essential ingredient in the more advanced conformance testing theories. In its traditional phrasing, it characterizes system states that do not produce outputs and which are stable, i.e., those that cannot evolve to another state by performing a silent action.

Definition 4 (Quiescence). State $s \in S$ is called quiescent, denoted by $\delta(s)$, iff $\text{init}(s) \subseteq L_I$. We say s is weakly quiescent, denoted by $\delta_q(s)$, iff $\text{Sinit}(s) \subseteq L_I$.

The notion of weak quiescence is appropriate in the asynchronous setting, where the lags in the communication media interfere with the observation of quiescence: an observer cannot tell whether a system is engaged in some internal transitions or has come to a standstill. By the same token, in an asynchronous setting it becomes impossible to distinguish divergence from quiescence; we re-visit this issue in our proofs of synchronizing asynchronous conformance testing.

Testing hypotheses. Several formal testing theories build on the assumption that the implementations can be modeled by a particular IOLTS; this assumption is part of the so-called *testing hypothesis* underlying the testing theory. Not all theories rely on the same assumptions. We introduce two models, viz., the *input output transition systems*, used in Tretmans' testing theory [8] and the *internal choice input output transition systems*, introduced by Weighlofer and Wotawa [11, 12].

Tretmans' input-output transition systems are basically plain IOLTSs with the additional assumption that inputs can always be accepted.

Definition 5 (IOTS). A state $s \in S$ in an IOLTS $M = \langle S, L, \rightarrow, s_0 \rangle$ is input-enabled iff $L_I \subseteq \mathbf{Sinit}(s)$. The IOLTS M is an input output transition system (IOTS) iff every state $s \in S$ is input-enabled.

From hereon, we denote the class of input output transition systems ranging over L_I and L_U by $\text{IOTS}(L_I, L_U)$. Weiglhofer and Wotawa's internal choice input output transition systems relax

Fig. 2: IOLTS with different moments of choice (m :money, r :refund, b :button, c :coffee)

Fig. 3: A test case

Tretmans' input-enabledness requirement; at the same time, however, they impose an additional restriction on the presence of inputs.

Definition 6 (Internal choice IOTS). An IOLTS $\langle S, L, \rightarrow, s_0 \rangle$ is an internal choice input output transition system ($\text{IOTS}^\square$) if:

1. quiescent states are input-enabled, i.e., for all $s \in S$, if $\delta(s)$, then $L_I \subseteq \mathbf{Sinit}(s)$
2. only quiescent states may accept inputs, i.e., for all $s \in S$, if $\mathbf{init}(s) \cap L_I \neq \emptyset$ then $\delta(s)$.

We denote the class of $\text{IOTS}^\square$ models ranging over L_I and L_U by $\text{IOTS}^\square(L_I, L_U)$. The following Venn-diagram visualizes the relation between the two different testing hypotheses.

We note that the intersection between $\text{IOTS}^\square(L_I, L_U)$ and $\text{IOTS}(L_I, L_U)$ is in a sense only fulfilled by the most superficial models, viz., those IOLTSs that never provide proper outputs. If requirement 2 is dropped from Definition 6, then clearly $\text{IOTS}^\square(L_I, L_U)$ subsumes $\text{IOTS}(L_I, L_U)$.

Example 1. The two labeled transition systems c_0 and e_0 in Figure 2 model a coffee machine which after receiving money, either refunds or accepts it, lets the coffee button be pressed and delivers coffee consequently. IOLTS o_0 in Figure 2 models a disordered coffee machine which after pressing coffee button may or may not deliver coffee. In IOLTS c_0 , after doing the first transition, inserting money, there is a choice between input and output. Although IOLTS e_0 does not feature an immediate race between input and output actions, the possibility of output $r!$ can be ruled out by providing input $b?$. In the IOLTS o_0 , however, there is a moment of time after which no output can be observed, i.e., after taking the unobservable transition the system reaches the quiescent state and the input $b?$ is accepted by the system.

IOLTSs c_0 and e_0 are not internal choice IOTSs while o_0 is. None the aforementioned IOLTSs are IOTSs; they can be made IOTSs by adding self-loops for all absent input transitions at each and every state.

Testing. We next define the notion of a test case. We assume that it can, in the most general case, be described by a tree-shaped IOLTS. Such a test case prescribes when an input should be fed to the implementation-under-test and when its possible outputs should be observed. In a test case, the *observation* of quiescence is modeled using a special θ symbol.

Definition 7 (Test case). A test case is an IOLTS $\langle S, L, \rightarrow, s_0 \rangle$, where S is a finite set of states reachable from $s_0 \in S$, the terminal states **pass** and **fail** are part of S , and we have $\theta \in L_I$. In addition, the transition relation $\rightarrow$ is acyclic and deterministic such that:

1. **pass** and **fail** states appear only as targets of transitions labeled by an element of L_I , and
2. for all $s \in S \setminus \{\mathbf{pass}, \mathbf{fail}\}$, we require that $\mathbf{init}(s) = (L_I \setminus \{\theta\}) \cup \{x\}$ for some $x \in L_U \cup \{\theta\}$.

We denote the class of test cases ranging over inputs L_I and outputs L_U by $\mathbf{TTS}(L_U, L_I)$.

Notice that the observation θ is an *input* to a test case; this is in line with the view that outputs produced by an implementation are inputs to a test case. Moreover, we note that a test case has no transitions labeled with the silent action τ .

We formalize the way a test case communicates with an actual implementation, modeled by an IOLTS.

Definition 8 (Synchronous execution). Let $M = \langle S, L, \rightarrow, s_0 \rangle$ be an IOLTS, and let $\langle T, L', \rightarrow, t_0 \rangle$ be a test case, such that $L_I = L'_U$ and $L_U = L'_I \setminus \{\theta\}$. Let $s, s' \in S$ and $t, t' \in T$. Then the synchronous execution of the test case and M is defined through the following inference rules:

$$\frac{s \xrightarrow{\tau} s'}{t \parallel s \xrightarrow{\tau} t \parallel s'} \text{ (R1)} \quad \frac{t \xrightarrow{x} t' \quad s \xrightarrow{x} s'}{t \parallel s \xrightarrow{x} t' \parallel s'} \text{ (R2)} \quad \frac{t \xrightarrow{\theta} t' \quad \delta(s)}{t \parallel s \xrightarrow{\theta} t' \parallel s} \text{ (R3)}$$

Finally, we state what it means for an implementation to *pass* a test case.

Definition 9 (Verdict). Let implementation M be given by IOLTS $\langle S, L, \rightarrow, s_0 \rangle$, and let $\langle T, L \cup \{\theta\}, \rightarrow, t_0 \rangle$ be a test case. We say that state $s \in S$ passes the test case, denoted s **passes** t_0 iff there is no $\sigma \in (L \cup \{\theta\})^*$ and no state $s' \in S$, such that $t_0 \parallel s \xrightarrow{\sigma} \mathbf{fail} \parallel s'$.

3 Adapting IOCO to Asynchronous Setting

In order to perform conformance testing in the asynchronous setting in [11] and [12] both the class of implementations and test cases are restricted. Then, it is argued (with a proof sketch) that in this setting, the verdict obtained through asynchronous interaction with the system coincides with the verdict (using the same set of restricted test-cases) in the synchronous setting. In this section, we re-visit the approach of [11] and [12], give full proof of their main result and point out a slight imprecision in it.

3.1 Test Cases for Internal Choice Implementations

Asynchronous communication delays obscure the observation of the tester; for example, the tester cannot precisely establish when the input sent to the system is actually consumed by it.

Internal choice test-cases, formally defined below, only allow for providing an input if quiescence has been observed beforehand.

Definition 10 (Internal choice test case). A test case $\langle S, L, \rightarrow, s_0 \rangle$ is an internal choice test case (abbreviated to $\mathbf{TTS}^\square$) if for all $s \in S$, all $x \in L_U$ and all $\sigma \in L^*$, if $\sigma x \in \mathbf{traces}(s)$ then $\sigma = \sigma' \cdot \theta$.

We denote the class of internal choice test cases ranging over inputs L_I and outputs L_U by $\mathbf{TTS}^\square(L_U, L_I)$.

Example 2. Figure 3 shows an internal choice test case for o_0 in Figure 2. In this test case, inputs for the implementation are enabled only in states reached by a θ -transition.

The property given below illustrates that, indeed, the interaction between an internal choice test case and an IOLTS proceed in an orchestrated fashion: the IOLTS is only provided stimuli whenever it has reached a stable situation.

Property 1. Let $\langle S, L, \rightarrow, s_0 \rangle$ be an arbitrary IOLTS and $\langle T, L', \rightarrow, t_0 \rangle$ be an internal choice test case. Let $x \in L'_U \setminus \{\theta\}$ ($= L_I$), $\sigma \in L'^*$, $s, s' \in S$ and $t, t' \in T$. We have the following property:

$$t \parallel s \xRightarrow{\sigma \cdot x} t' \parallel s' \text{ implies } \exists \sigma' \in L'^* : \sigma = \sigma' \cdot \theta$$

3.2 Asynchronous Communication

Asynchronous communication, as described in [6, Chapter 5], can be simulated by modelling the communications with the implementation through two dedicated FIFO channels. One is used for sending the inputs to the implementation, whereas the other is used to queue the outputs produced by the implementation. We assume that the channels are unbounded. By adding channels to an implementation, its visible behavior changes. This is formalized below.

Definition 11 (Queue operator). Let $\langle S, L, \rightarrow, s_0 \rangle$ be an arbitrary IOLTS, $\sigma_i \in L_I^*$, $\sigma_u \in L_U^*$ and $s, s' \in S$. The unary queue operator $[\sigma_u \ll - \ll \sigma_i]$ is then defined by the following axioms and inference rules:

$$[\sigma_u \ll S \ll \sigma_i] \xrightarrow{a} [\sigma_u \ll S \ll \sigma_i \cdot a], \quad a \in L_I \quad (A1)$$

$$[x \cdot \sigma_u \ll S \ll \sigma_i] \xrightarrow{x} [\sigma_u \ll S \ll \sigma_i], \quad x \in L_U \quad (A2)$$

$$\frac{s \xrightarrow{\tau} s'}{[\sigma_u \ll S \ll \sigma_i] \xrightarrow{\tau} [\sigma_u \ll S' \ll \sigma_i]} \quad (I1)$$

$$\frac{s \xrightarrow{a} s' \quad a \in L_I}{[\sigma_u \ll S \ll a \cdot \sigma_i] \xrightarrow{\tau} [\sigma_u \ll S' \ll \sigma_i]} \quad (I2)$$

$$\frac{s \xrightarrow{x} s' \quad x \in L_U}{[\sigma_u \ll S \ll \sigma_i] \xrightarrow{\tau} [\sigma_u \cdot x \ll S' \ll \sigma_i]} \quad (I3)$$

We abbreviate $[\langle \rangle \ll S \ll \langle \rangle]$ to $Q(s)$. Given an initial state s_0 of an IOLTS M , the initial state of M in queue context is given by $Q(s_0)$.

Observe that for an arbitrary IOLTS M with initial state s_0 , $Q(s_0)$ is again an IOLTS. We have the following property, relating the traces of an IOLTS to the traces it has in the queued context.

Property 2. Let $\langle S, L, \rightarrow, s_0 \rangle$ be an arbitrary IOLTS. Then for all $s, s' \in S$, we have $s \xRightarrow{\sigma} s'$ implies $Q(s) \xRightarrow{\sigma} Q(s')$.

The possibility of internal transitions is not observable to the remote asynchronous observer and hence, in [11, 12], weak quiescence is adopted to denote quiescence in the queue context.

Definition 12 (Synchronous execution in the queue context). Let $M = \langle S, L, \rightarrow, s_0 \rangle$ be an IOLTS, and let $\langle T, L', \rightarrow, t_0 \rangle$ be a test case, such that $L_I = L'_U$ and $L_U = L'_I \setminus \{\theta\}$. Let $s, s' \in S$ and $t, t' \in T$. Then the synchronous execution of the test case and $Q(M)$ is defined through the following inference rules:

$$\begin{array}{c}
\frac{[\sigma_u \ll s \ll \sigma_i] \xrightarrow{\tau} [\sigma'_u \ll s' \ll \sigma'_i]}{t \parallel_{[\sigma_u \ll s \ll \sigma_i]} \xrightarrow{\tau} t \parallel_{[\sigma'_u \ll s' \ll \sigma'_i]}} \quad (R1') \\
\\
\frac{t \xrightarrow{x} t' \quad [\sigma_u \ll s \ll \sigma_i] \xrightarrow{x} [\sigma'_u \ll s' \ll \sigma'_i]}{t \parallel_{[\sigma_u \ll s \ll \sigma_i]} \xrightarrow{x} t' \parallel_{[\sigma'_u \ll s' \ll \sigma'_i]}} \quad (R2') \\
\\
\frac{t \xrightarrow{\theta} t' \quad \delta_q([\sigma_u \ll s \ll \sigma_i])}{t \parallel_{[\sigma_u \ll s \ll \sigma_i]} \xrightarrow{\theta} t' \parallel_{[\sigma_u \ll s \ll \sigma_i]}} \quad (R3')
\end{array}$$

The property below characterizes the relation between the test runs obtained by executing an internal choice test case in the synchronous setting and by executing a test case in the queued setting.

Property 3. Let $\langle S, L, \rightarrow, s_0 \rangle$ be an IOLTS and let $\langle T, L', \rightarrow, t_0 \rangle$ be a TTS $^\square$. Consider arbitrary states $s, s' \in S$ and $t, t' \in T$ and an arbitrary test run $\sigma \in L^*$. We have the following properties:

1. $t \parallel s \xrightarrow{\sigma} t' \parallel s'$ implies $t \parallel Q(s) \xrightarrow{\sigma} t' \parallel Q(s')$
2. $\mathbf{Sinit}(t \parallel s) = \mathbf{Sinit}(t \parallel Q(s))$.

The proposition below proves to be necessary in proving the correctness of our main results in the remainder of Section 3. It essentially establishes the links between the internal behaviors of an implementation in the synchronous and the asynchronous settings.

Proposition 1. Let $\langle S, L, \rightarrow, s_0 \rangle$ be an IOLTS and let $\langle T, L', \rightarrow, t_0 \rangle$ be a TTS $^\square$. For all states $t \in T$, $s, s' \in S$, all $\sigma_i \in L_I^*$ and $\sigma_u \in L_U^*$, we have:

1. $s \xRightarrow{\epsilon} s' \text{ iff } t \parallel s \xRightarrow{\epsilon} t \parallel s' \quad (R1^*)$
2. $[\sigma_u \ll s \ll \sigma_i] \xRightarrow{\epsilon} [\sigma_u \ll s' \ll \sigma_i] \text{ iff } s \xRightarrow{\epsilon} s' \quad (I1^*)$.

Proof.

1. $s \xRightarrow{\epsilon} s' \text{ iff } t \parallel s \xRightarrow{\epsilon} t \parallel s' \quad (R1^*)$

We prove the two implications by a straightforward induction on the length of the τ -traces leading to $\xRightarrow{\epsilon}$:

$\Rightarrow$ Assume, for the induction basis, that $i \xRightarrow{\epsilon} i'$ is due to a τ -trace of length 0; thus, $i = i'$ and it then follows that $t \parallel i \xRightarrow{\epsilon} t \parallel i$ and since $i = i'$, we have that $t \parallel i \xRightarrow{\epsilon} t \parallel i'$, which was to be shown.

For the induction step, assume that the thesis holds for all $\xRightarrow{\epsilon}$ resulting from a τ -trace of length $n - 1$ or less and that $i \xrightarrow{\tau} \dots \xrightarrow{\tau} i_{n-1} \xrightarrow{\tau} i'$. It follows from the induction hypothesis that $t \parallel i \xRightarrow{\epsilon} t \parallel i_{n-1}$. Also from $i_{n-1} \xrightarrow{\tau} i'$ and deduction rule *R1* in Definition 8, we have that $t \parallel i_{n-1} \xRightarrow{\epsilon} t \parallel i'$. Hence, that $t \parallel i \xRightarrow{\epsilon} t \parallel i'$, which was to be shown.

$\Leftarrow$ Almost identical to above. The induction basis is identical to the proof of the implication from left to right. For the induction step, note that the last τ -step of $t \parallel i_{n-1} \xRightarrow{\epsilon} t \parallel i'$ can only be due to deduction rule *R1* and hence we have $i_{n-1} \xRightarrow{\epsilon} i'$, which in turn implies that $i \xRightarrow{\epsilon} i'$.

2. $[\sigma_u \ll i \ll \sigma_i] \xRightarrow{\epsilon} [\sigma_u \ll i' \ll \sigma_i] \text{ iff } i \xRightarrow{\epsilon} i' \quad (I1^*)$. Almost identical to the previous item: we prove the two implications by induction on the length of the τ -trace for leading to $\xRightarrow{\epsilon}$:

$\Rightarrow$ Assume, for the induction basis, that $i \xRightarrow{\epsilon} i'$ is due to a τ -trace of length 0; thus, that $i = i'$. It then follows that $[\sigma_u \ll i \ll \sigma_i] \xRightarrow{\epsilon} [\sigma_u \ll i \ll \sigma_i]$ and since $i = i'$, we have that $[\sigma_u \ll i \ll \sigma_i] \xRightarrow{\epsilon} [\sigma_u \ll i' \ll \sigma_i]$, which was to be shown.

For the induction step, assume that the thesis holds for all $\xRightarrow{\epsilon}$ resulting from a τ -trace of length $n - 1$ or less and that $i \xrightarrow{\tau} \dots \xrightarrow{\tau} i_{n-1} \xrightarrow{\tau} i'$. It follows from the induction

hypothesis that $[\sigma_u \ll i \ll \sigma_i] \xRightarrow{\epsilon} [\sigma_u \ll i_{n-1} \ll \sigma_i]$. Also from $i_{n-1} \xrightarrow{\tau} i'$ and deduction rule *I1* in Definition 11, we have that $[\sigma_u \ll i_{n-1} \ll \sigma_i] \xrightarrow{\tau} [\sigma_u \ll i' \ll \sigma_i]$. Hence, that $[\sigma_u \ll i \ll \sigma_i] \xRightarrow{\epsilon} [\sigma_u \ll i' \ll \sigma_i]$, which was to be shown.

$\Leftarrow$ Similar to the above item. The induction basis is identical. The induction step follows from the same reasoning. Note that $[\sigma_u \ll i_{n-1} \ll \sigma_i] \xRightarrow{\epsilon} [\sigma_u \ll i' \ll \sigma_i]$ can only be proven using deduction rule *I1* in Definition 11, because deduction rules *I2* and *I3* produce modified queues in their target of the conclusion. Hence, the premise of deduction rule *I1* should hold and thus, $i_{n-1} \xrightarrow{\tau} i'$. Hence, using the induction hypothesis we obtain that $i \xRightarrow{\epsilon} i'$.

3.3 Sound Verdicts of Internal Choice Test Cases

In [12, 5], it is argued that providing inputs to an IUT only after observing quiescence (i.e., in a stable state), eliminates the distortions in observable behavior, introduced by communicating to the IUT using queues. Hence, a subset of synchronous test-cases, namely those which only provide an input after observing quiescence, are safe for testing asynchronous systems. This is summarized in the following (non)theorem from [12, 11] (and paraphrased in [5]):

Claim (Theorem 1 in [12]). Let M be an arbitrary $\text{IOTS}^\square$ with initial state s_0 , and let $\langle T, L, \rightarrow, t_0 \rangle$ be a $\text{TTS}^\square$. Then s_0 **passes** t_0 iff $Q(s_0)$ **passes** t_0 .

In [5], the claim is taken for granted, and, unfortunately, in [12, 11] only a proof sketch is provided for the above claim; the proof sketch is rather informal and leaves some room for interpretation, as illustrated by the following excerpt:

“...An implementation guarantees that it will not send any output before receiving an input after quiescence is observed...”

As it turns out, the above result does not hold in its full generality, as illustrated by the following example.

Example 3. Consider the internal choice test case with initial state t_0 in Figure 3. Consider the implementation modeled by the $\text{IOTS}^\square$ depicted in Figure 2, starting in state o_0 . Clearly, we find that o_0 **passes** t_0 ; however, in the asynchronous setting, $Q(o_0)$ **passes** t_0 does not hold. This is due to the divergence in the implementation, which gives rise to an observation of quiescence in the queued context, but not so in the synchronous setting.

The claim *does* hold for non-divergent internal choice implementations. Note that divergence is traditionally also excluded from testing theories such as **io**co. In this sense, assuming non-divergence is no restriction. Apart from the following theorem, we tacitly assume in all our formal results to follow that the implementation IOLTS s are non-divergent.

Theorem 1. Let $M = \langle S, L, \rightarrow, s_0 \rangle$ be an arbitrary $\text{IOTS}^\square$ and let $\langle T, L' \cup \{\tau\}, \rightarrow, t_0 \rangle$ be a $\text{TTS}^\square$. If M is non-divergent, then s_0 **passes** t_0 iff $Q(s_0)$ **passes** t_0 .

Given the pervasiveness of the original (non-)theorem, a formal correctness proof of our corrections to this theorem (i.e., *our* Theorem 1) is highly desirable. In the remainder of this section, we therefore give the main ingredients for establishing a full proof for Theorem 1. We start by establishing a formal correspondence between observations of quiescence in the synchronous setting and observations of *weak* quiescence in the asynchronous setting. (The omitted proofs are included in the appendix for inspection)

Lemma 1. Let $\langle S, L, \rightarrow, s_0 \rangle$ be an $\text{IOTS}^\square$. Let $s \in S$ be an arbitrary state. Then $\delta_q(Q(s))$ implies $\delta(s')$ for some $s' \in S$ satisfying $s \xRightarrow{\epsilon} s'$.

Proof. Assume, towards a contradiction, that for all $s' \in S$ such that $s \xRightarrow{\epsilon} s'$, it doesn't hold $\delta(s')$. Take the s' with the largest empty trace (by counting the numbers of τ -labeled transitions). Such s' must exist since otherwise, there must be a loop of τ -labeled transition which is opposed to the assumption that s doesn't diverge. Since s' is not quiescent, according to Definition 4, there exists an $x \in L_u$ such that $s' \xrightarrow{x}$. Hence, there must exist an $s'' \in S$ such that $s' \xrightarrow{x} s''$. It follows from Proposition 1(??) and deduction rule $I3$ in Definition 11 that $Q(s) \xRightarrow{\epsilon} [x \ll s'' \ll \epsilon]$ and since the output queue is non-empty we can apply the deduction rule $A2$ on the target state and obtain $[x \ll s'' \ll \epsilon] \xrightarrow{x} Q(s'')$. Combining the two transition we obtain $Q(s) \xRightarrow{x} Q(s'')$. From the latter transition we can conclude that $Q(s)$ is not quiescent which is contradictory to the thesis.

The above lemma results that all inputs a $TTS^\square$ gives as stimuli to an implementation, modeled as an $IOTS^\square$, can be consumed. Note that this is a non-trivial statement, given that an $IOTS^\square$ is not input-enabled in all states. The proposition below as a consequence of the given property, states that every test execution can lead to a state in which both communication queues are empty.

Proposition 2. *Let $\langle S, L, \rightarrow, s_0 \rangle$ be an $IOTS^\square$, and let $\langle T, L', \rightarrow, t_0 \rangle$ be a $TTS^\square$. Assume arbitrary states $t' \in T$ and $s, s' \in S$, and an arbitrary test run $\sigma \in L'^*$. Then for all $\sigma_i \in L_I^*$ and $\sigma_u \in L_U^*$:*

$$t_0 \parallel Q(s) \xRightarrow{\sigma} t' \parallel_{[\sigma_u \ll s' \ll \sigma_i]} \text{ implies } \exists s'' \in S \bullet t_0 \parallel Q(s) \xRightarrow{\sigma} t' \parallel Q(s'')$$

Before we address the proof of the above proposition, we first need to show the correctness of some auxiliary lemmata given below. The lemmas below states that only at weakly quiescent states the length of input queue can be increased.

Lemma 2. *Let $\langle S, L, \rightarrow, s_0 \rangle$ be an $IOTS^\square$, and let $\langle T, L', \rightarrow, t_0 \rangle$ be a $TTS^\square$. Let $s, s' \in S$, $t, t' \in T$ be arbitrary states and $\sigma_u \in L_U^*$ and $\sigma_i \in L_I^*$ and $a \in L_I$. If $t \parallel_{[\sigma_u \ll s \ll \sigma_i]} \xRightarrow{a} t' \parallel_{[\sigma_u \ll s' \ll \sigma_i \wedge a]}$, then $\delta_q([\sigma_u \ll s' \ll \sigma_i])$.*

Proof. Assume $a \in L_I$ and $t \parallel_{[\sigma_u \ll s \ll \sigma_i]} \xRightarrow{a} t' \parallel_{[\sigma_u \ll s' \ll \sigma_i \wedge a]}$, we know there exists an $s'' \in S$ such that $t \parallel_{[\sigma_u \ll s \ll \sigma_i]} \xRightarrow{\epsilon} t \parallel_{[\sigma_u \ll s'' \ll \sigma_i]} \xRightarrow{a} t' \parallel_{[\sigma_u \ll s'' \ll \sigma_i \wedge a]} \xRightarrow{\epsilon} t' \parallel_{[\sigma_u \ll s' \ll \sigma_i \wedge a]}$. It follows from Proposition 1(2) that $s \xRightarrow{\epsilon} s''$ and also $s'' \xRightarrow{\epsilon} s'$. We thus find that $s \xRightarrow{\epsilon} s'$ and subsequently according to Proposition 1(2) we have $[\sigma_u \ll s \ll \sigma_i] \xRightarrow{\epsilon} [\sigma_u \ll s' \ll \sigma_i]$. The former observation and Proposition 1(1) lead to $t \parallel_{[\sigma_u \ll s \ll \sigma_i]} \xRightarrow{\epsilon} t \parallel_{[\sigma_u \ll s' \ll \sigma_i]}$. Using deduction rule $A1$ in Definition 11 and applying deduction rule $R2$ in Definition 8 result in $t \parallel_{[\sigma_u \ll s' \ll \sigma_i]} \xRightarrow{a} t' \parallel_{[\sigma_u \ll s' \ll \sigma_i \wedge a]}$. Hence, there is a trace starting from $t \parallel_{[\sigma_u \ll s \ll \sigma_i]}$ to $t \parallel_{[\sigma_u \ll s' \ll \sigma_i]} \xRightarrow{a} t' \parallel_{[\sigma_u \ll s' \ll \sigma_i \wedge a]}$. It follows then from Definition 10 that $\delta_q([\sigma_u \ll s' \ll \sigma_i])$ (since test case t can only provide an input if it has observed quiescent, by looking into all future traces), which was to be shown.

By using the above lemma, the lemma below states that both input and output queues cannot be non-empty simultaneously.

Lemma 3. *Let $\langle S, L, \rightarrow, s_0 \rangle$ be an $IOTS^\square$, and let $\langle T, L', \rightarrow, t_0 \rangle$ be a $TTS^\square$. Let $s, s' \in S$, $t, t' \in T$ be arbitrary states. There is no trace $\sigma_u \in L'^*$ such that $t \parallel Q(s) \xRightarrow{\sigma} t' \parallel_{[\sigma_u \ll s' \ll \sigma_i]}$ and the input and output queues are both non-empty at the same time ($\sigma_i \neq \epsilon \wedge \sigma_u \neq \epsilon$).*

Proof. Assume, towards a contradiction, that the following items hold:

1. $t \parallel Q(s) \xRightarrow{\sigma} t' \parallel_{[\sigma_u \ll s' \ll \sigma_i]}$
2. $\sigma_i \neq \epsilon \wedge \sigma_u \neq \epsilon$

Since both σ_i and σ_u are non-empty, there must exist the largest prefix σ' of σ during which the two queues are never simultaneously non-empty, i.e., by observing a single action after σ' , both queues become non-empty for the first time. Hence, there exists $\sigma', \sigma'' \in L'^*$ as a prefix and postfix of σ respectively and $y \in L'$.

1. $\sigma = \sigma'.y.\sigma''$

2. there exist $\sigma'_i \in (L_I)^*, \sigma'_u \in (L_U)^*$ such that $t \parallel Q(s) \xRightarrow{\sigma'} t_1 \parallel_{[\sigma'_u \ll s_1 \ll \sigma'_i]}$ (with $t_1 \in T$ and $s_1 \in S$) and $((\sigma'_u = \epsilon \wedge \sigma'_i \neq \epsilon) \vee (\sigma'_i = \epsilon \wedge \sigma'_u \neq \epsilon))$
3. there exist $\sigma''_i \in (L_I)^*, \sigma''_u \in (L_U)^*$ such that $t_1 \parallel_{[\sigma'_u \ll s_1 \ll \sigma'_i]} \xrightarrow{y} t_2 \parallel_{[\sigma''_u \ll s_2 \ll \sigma''_i]}$ (with $t_2 \in T$ and $s_2 \in S$) $\wedge ((\sigma'_u = \epsilon \wedge \sigma'_i \neq \epsilon \wedge \sigma''_u \neq \epsilon \wedge \sigma''_i = \sigma'_i) \vee (\sigma'_i = \epsilon \wedge \sigma'_u \neq \epsilon \wedge \sigma''_i \neq \epsilon \wedge \sigma''_u = \sigma'_u))$
4. $t_2 \parallel_{[\sigma''_u \ll s_2 \ll \sigma''_i]} \xRightarrow{\sigma''} t' \parallel_{[\sigma_u \ll s' \ll \sigma_i]}$

Note that after σ' both input and output queues cannot be empty, since a single transition y can at most increment the size of one of the two queues (see rules *A1* and *I3* in Definition 11). Below, we distinguish two cases based on the status after performing the trace σ' : either the input queue is empty (and the output queue is not), or the other way around.

- ($\sigma'_u = \epsilon$) The only possible transition that can fill an output queue is due to the application of deduction rule *I3* in Definition 11. Hence, there must exist some $i_2 \in LTS^\square(L_I, L_U)$ and $x \in L_U$ such that $[\epsilon \ll s_1 \ll \sigma'_i] \xrightarrow{\tau} [x \ll s_2 \ll \sigma'_i]$ and subsequently, $(t_1 \parallel_{[\epsilon \ll s_1 \ll \sigma'_i]} \xrightarrow{\tau} t_2 \parallel_{[x \ll s_2 \ll \sigma'_i]})$ (thereby satisfying the third item with $\sigma'_u = \epsilon$ and $\sigma''_u = x$). The former x -labeled transition can only be due to deduction rule *I3* in Definition 11 and hence, we have $s_1 \xrightarrow{x} s_2$. However, it follows from $\sigma'_i \neq \epsilon$ that there exists an $a \in L_I$, $s_p \in S$, a prefix of σ' like σ'_p and $\rho_i \in L_I^*$ such that $\sigma'_i = \rho_i.a$ and $t \parallel Q(s) \xRightarrow{\sigma'_p} t'_1 \parallel_{[\epsilon \ll s_p \ll \rho_i]} \xRightarrow{a} t_1 \parallel_{[\epsilon \ll s_1 \ll \sigma'_i]}$. Since, $s \in S$ and $t \in T$ we have from Lemma 2 that $\delta_q([\epsilon \ll s_1 \ll \rho_i])$. Using deduction rule *A2* on $s_1 \xrightarrow{x} s_2$, we obtain that $[\epsilon \ll s_1 \ll \rho_i] \xRightarrow{\epsilon} [x \ll s_2 \ll \rho_i]$. Hence according to Definition 4, state $[\epsilon \ll s_1 \ll \rho_i]$ is not quiescent, which is contradictory to our earlier observation about $\delta_q([\epsilon \ll s_1 \ll \rho_i])$.
- ($\sigma'_i = \epsilon$) The only transition which allows for filling the input queue is due the subsequent application of deduction rules *R2* and *A1*. Hence, there exists an $a \in L_I$, such that $t_1 \parallel_{[\sigma'_u \ll s_1 \ll \epsilon]} \xrightarrow{a} t_2 \parallel_{[\sigma'_u \ll s_2 \ll a]}$ and $[\sigma'_u \ll s_1 \ll \epsilon] \xrightarrow{a} [\sigma'_u \ll s_2 \ll a]$ (where the former satisfies the third item by taking $\sigma'_i = \epsilon$ and $\sigma''_i = a$); It follows from $s \in S, t \in T$ and Lemma 2 that $\delta_q([\sigma'_u \ll s_2 \ll \epsilon])$. However since $\sigma'_u \neq \epsilon$, there exists a $y \in L_U$ and $\rho_u \in L_U^*$, such that $\sigma'_u = y.\rho_u$ and using deduction rule *A2*, we obtain that $[\sigma'_u \ll s_2 \ll \epsilon] \xrightarrow{y}$ and thus, $[\sigma'_u \ll s_2 \ll \epsilon]$ is not quiescent, which is contradictory to our earlier observation.

Consequently, the established lemma below, based on the results of the two previous lemma, states that every state with non-empty input queue in internal choice setting is weakly quiescent.

Lemma 4. *Let $\langle S, L, \rightarrow, s_0 \rangle$ be an $IOTS^\square$, and let $\langle T, L', \rightarrow, t_0 \rangle$ be a $TTS^\square$. Let $s, s' \in S, t, t' \in T$ be arbitrary states, $\sigma \in L^*$, $\sigma_i \in L_I^*$ and $\sigma_u \in L_U^*$. If $t \parallel Q(s) \xRightarrow{\sigma} t' \parallel_{[\sigma_u \ll s' \ll \sigma_i]}$ and $\sigma_i \neq \epsilon$ then $\delta_q(s')$ and $\sigma_u = \epsilon$.*

Proof. By lemma 3, we have that $\sigma_u = \epsilon$. Assume, towards a contradiction that there exists an $x \in L_U$ such that $x \in \mathbf{Sinit}(s')$. Since $x \in \mathbf{Sinit}(s')$, it follows from Definition 2(3) that there exists an $s'' \in S$ such that $s' \xrightarrow{x} s''$. Since $\sigma_i \neq \epsilon$ there exist $\sigma' \in L^*$, $s_p \in S$, $t_p \in T$, $a \in L_I$, and $\rho_i \in L_I^*$ such that $\sigma_i = \rho_i.a$ and $t \parallel Q(s) \xRightarrow{\sigma'} t_p \parallel_{[\epsilon \ll s_p \ll \rho_i]} \xRightarrow{a} t' \parallel_{[\epsilon \ll s' \ll \sigma_i]}$. Hence by Lemma 2, $[\epsilon \ll s' \ll \rho_i]$ is quiescent ($\delta_q([\epsilon \ll s' \ll \rho_i])$).

It follows from the assumption that $[\epsilon \ll s' \ll \rho_i] \xrightarrow{\tau} [x \ll s'' \ll \rho_i]$. Since the output queue is non-empty we can apply deduction rule *A2* on the target state and obtain $[x \ll s'' \ll \rho_i] \xrightarrow{x} [\epsilon \ll s'' \ll \rho_i]$. Combining the two transitions, we obtain $[\epsilon \ll s' \ll \rho_i] \xrightarrow{y} [\epsilon \ll s'' \ll \rho_i]$. From the latter transition, we conclude that $[\epsilon \ll s' \ll \rho_i]$ is not quiescent which is contradictory to the former observation.

We now have essential ingredients to establish the correctness of Proposition 2. *Proof (Proposition 2).* We distinguish four cases based on the status of input and output queues.

- ($\sigma_i = \epsilon, \sigma_u = \epsilon$) By assuming $s' = s$, the thesis is proved.
- ($\sigma_i \neq \epsilon, \sigma_u \neq \epsilon$) According to Lemma 3, no trace leads to this situation.

$(\sigma_i \neq \epsilon, \sigma_u = \epsilon)$ We prove this case by an induction on the length of σ_i . Since $\sigma_i \neq \epsilon$, for the induction basis, the smallest possible length of σ_i is one. Thus there must be an $x \in L_I$ such that $\sigma_i = x$. From Lemma 4, we know that $\forall y \in L_U, y \notin \mathbf{Sinit}(s')$ and since s' doesn't diverge, it must reach eventually a state such as $i \in S$ which performs a transition other than an internal one, hence the only possible choice is an input transition. From Definition 6 we know that $\delta(i)$ and state i is input-enabled as well. Thus $\exists i' \in S \bullet i \xrightarrow{x} i'$. Due to the subsequent application of deduction rules of $I1$, $I2$ in Definition 11 and $R1$ in Definition 8, transition $t' \parallel_{[\epsilon \ll s' \ll x]} \xRightarrow{\epsilon} t' \parallel Q(i')$ is possible. By assuming $s'' = i'$ and combination of the latter transition and the assumption, we have $t \parallel Q(s) \xRightarrow{\sigma} t' \parallel Q(s'')$ which was to be shown. For the induction step, assume that the thesis holds for all non-empty input queues with length $n - 1$ or less and length of σ_i is n . It follows from $\sigma_i \neq \epsilon$ that there exists an $a \in L_I$, $\sigma'_i \in L_I^*$, $\sigma' \in L'^*$ and $i' \in S$ and $t_p \in T$ such that $\sigma_i = \sigma'_i.a$ and $t \parallel Q(s) \xRightarrow{\sigma'} t_p \parallel_{[\epsilon \ll i' \ll \sigma'_i]} \xRightarrow{a} t' \parallel_{[\epsilon \ll s' \ll \sigma_i]}$. It follows from the induction hypothesis that $\exists i \in S \bullet t \parallel Q(s) \xRightarrow{\sigma'} t_p \parallel Q(i)$. Due to the application of deduction rule $R2$ in Definition 8 and $A1$ in Definition 11, we have $t_p \parallel Q(i) \xRightarrow{a} t' \parallel_{[\epsilon \ll i \ll a]}$. It follows from the induction basis that $\exists s'' \in S \bullet t_p \parallel Q(i) \xRightarrow{a} t' \parallel Q(s'')$. Combination of the two transitions leads to $\exists s'' \in S \bullet t \parallel Q(s) \xRightarrow{\sigma} t' \parallel Q(s'')$ which was to be shown.

$(\sigma_i = \epsilon, \sigma_u \neq \epsilon)$ We prove this case by an induction on the length of σ_u . Since $\sigma_u \neq \epsilon$, for the induction basis, the smallest possible length of σ_u is one. Thus, assume, for the induction basis, that there exists an $x \in L_U$ such that $\sigma_u = x$. The only possible transition that can fill the output queue is due to the application of deduction rule $I3$ in Definition 11. Hence, there must exist some $s'', q'' \in S$ such that $[\sigma'_u \ll s'' \ll \sigma'_i] \xrightarrow{\tau} [\sigma'_u.x \ll q'' \ll \sigma'_i] \xRightarrow{\epsilon} [\sigma'_u.x \ll s' \ll \sigma'_i]$. Combination of the two transition concludes that $[\sigma'_u \ll s'' \ll \sigma'_i] \xRightarrow{\epsilon} [\sigma'_u.x \ll s' \ll \sigma'_i]$. It follows from the application of deduction rule $R1^*$ in Proposition 1 that the input queue at state $[\sigma'_u \ll s'' \ll \sigma'_i]$ must be empty since otherwise according to Lemma 4, s'' would be quiescent and could not produce any output. Thus there exist $\sigma' \in L'^*$, $\sigma'_u \in L_U^*$ and $t'_p \in T$ such that $t \parallel Q(s) \xRightarrow{\sigma'} t'_p \parallel_{[\sigma'_u \ll s'' \ll \epsilon]} \xRightarrow{\epsilon} t'_p \parallel_{[\sigma'_u.x \ll s' \ll \epsilon]} \xRightarrow{\sigma'_u} t' \parallel_{[x \ll s' \ll \epsilon]}$ and $\sigma = \sigma'. \sigma'_u$. Due to the application of deduction rules $R2$ in Definition 8 and $A2$ in Definition 11, it concludes that $t'_p \parallel_{[\sigma'_u \ll s'' \ll \epsilon]} \xRightarrow{\sigma'_u} t' \parallel Q(s'')$ and subsequently we have $t \parallel Q(s) \xRightarrow{\sigma'} t'_p \parallel_{[\sigma'_u \ll s'' \ll \epsilon]} \xRightarrow{\sigma'_u} t' \parallel Q(s'')$ which was to be shown. For the induction step, assume that the thesis holds for all non-empty output queues with length $n - 1$ or less and length of σ_u is n . It follows from $\sigma_u \neq \epsilon$ that there exist an $x \in L_U$, $\sigma'_u \in L_U^*$, $\sigma' \in L'^*$ and $t_p \in T$ and $q, q' \in S$ such that $\sigma_u = \sigma'_u.x$ and $t \parallel Q(s) \xRightarrow{\sigma'} t_p \parallel_{[\sigma'_u \ll q \ll \epsilon]} \xrightarrow{\tau} t_p \parallel_{[\sigma'_u \ll q' \ll \epsilon]} \xRightarrow{\sigma'_u} t' \parallel_{[\sigma'_u.x \ll s' \ll \epsilon]}$ and $\sigma = \sigma'. \sigma'_u$. Due the application of deduction rule $R2$ in Definition 8 and $A2$ in Definition 11, we have $t_p \parallel_{[\sigma'_u \ll q \ll \epsilon]} \xRightarrow{\sigma'_u} t' \parallel_{[\sigma'_u \ll q \ll \epsilon]}$. Thus we can run the previous execution in a new order such as $t \parallel Q(s) \xRightarrow{\sigma'} t_p \parallel_{[\sigma'_u \ll q \ll \epsilon]} \xRightarrow{\sigma'_u} t' \parallel_{[\sigma'_u \ll q \ll \epsilon]} \xrightarrow{\tau} t' \parallel_{[\sigma'_u.x \ll s' \ll \epsilon]}$. Hence we can reach a new state with the output length less than the length of σ_u by running the same execution and it follows from the induction hypothesis that $\exists s'' \in S \bullet t \parallel Q(s) \xRightarrow{\sigma} t' \parallel Q(s'')$ which was to be shown.

□

As a consequence of the above proposition, we find the following corollary. It states that each asynchronous test execution can be chopped into individual observations such that before and after each observation the communication queue is empty.

Corollary 1. *Let $\langle S, L, \rightarrow, s_0 \rangle$ be an $IOTS^\square$, and let $\langle T, L', \rightarrow, t_0 \rangle$ be a $TTS^\square$. Assume arbitrary states $t' \in T$ and $s, s' \in S$, and an arbitrary test run $\sigma \in L'^*$ and $x \in L'$. Then $t_0 \parallel Q(s) \xRightarrow{\sigma.x} t' \parallel Q(s')$ implies $\exists t'' \in T, s'' \in S \bullet t_0 \parallel Q(s) \xRightarrow{\sigma} t'' \parallel Q(s'') \xRightarrow{x} t' \parallel Q(s')$. Moreover, if $x = \theta$ then $\delta_q(Q(s'))$.*

The lemma below establishes a correspondence between the test runs that can be executed in the asynchronous setting and those runs one would obtain in the synchronous setting. The lemma is basic to the correctness of our main results in this section.

Lemma 5. *Let $\langle S, L, \rightarrow, s_0 \rangle$ be an $IOTS^\square$, and let $\langle T, L', \rightarrow, t_0 \rangle$ be a $TTS^\square$. Let $s, s' \in S$ and $t' \in T$ be arbitrary states. Then, for all $\sigma \in L'^*$, such that $t_0 \parallel Q(s) \xRightarrow{\sigma} t' \parallel Q(s')$, there is a non-empty set $\mathbb{S} \subseteq \{s'' \in S \mid s' \xRightarrow{\epsilon} s''\}$ such that*

1. $\{s'' \in S \mid \delta(s'') \wedge s' \xRightarrow{\epsilon} s''\} \subseteq \mathbb{S}$ if $\exists \sigma' \in L'^* \bullet \sigma = \sigma' \cdot \theta$
2. $s' \in \mathbb{S}$ if $\nexists \sigma' \in L'^* \bullet \sigma = \sigma' \cdot \theta$
3. $\forall s'' \in \mathbb{S} \bullet t_0 \parallel s \xRightarrow{\sigma} t' \parallel s''$.

Proof. We prove this lemma by induction on the length of $\sigma \in L'^*$.

- Induction basis. Assume that the length of σ is 0, i.e., $\sigma = \epsilon$. Assume that $t_0 \parallel Q(s) \xRightarrow{\epsilon} t_0 \parallel Q(s')$. By Proposition 1(2) we have $s \xRightarrow{\epsilon} s'$. Set $\mathbb{S} = \{s'' \mid s' \xRightarrow{\epsilon} s''\}$. Let $s'' \in \mathbb{S}$ be an arbitrary state. Proposition 1(1) leads to $t_0 \parallel s \xRightarrow{\epsilon} t_0 \parallel s'$ and $t_0 \parallel s' \xRightarrow{\epsilon} t_0 \parallel s''$; by transitivity, we have the desired $t_0 \parallel s \xRightarrow{\epsilon} t_0 \parallel s''$. It is also clear that $s' \in \mathbb{S}$. We thus find that $\mathbb{S}$ meets the desired conditions.
- Inductive step. Assume that the statement holds for all σ' of length at most $n-1$. Suppose that the length of σ is n . Assume that $t_0 \parallel Q(s) \xRightarrow{\sigma} t' \parallel Q(s')$. By Corollary 1, there is some $s_{n-1} \in S$, a $t_{n-1} \in T$ and $\sigma_{n-1} \in L'^*$ and $x \in L'$, such that $\sigma = \sigma_{n-1} \cdot x$ and $t_0 \parallel Q(s) \xRightarrow{\sigma_{n-1}} t_{n-1} \parallel Q(s_{n-1}) \xrightarrow{x} t' \parallel Q(s')$.

By induction, there must be a set $\mathbb{S}_{n-1} \subseteq \{s'' \in S \mid s_{n-1} \xRightarrow{\epsilon} s''\}$, such that

1. $\{s'' \in S \mid \delta(s'') \wedge s_{n-1} \xRightarrow{\epsilon} s''\} \subseteq \mathbb{S}_{n-1}$ if $\exists \sigma' \in L'^* \bullet \sigma = \sigma' \cdot \theta$
2. $s_{n-1} \in \mathbb{S}_{n-1}$ if $\nexists \sigma' \in L'^* \bullet \sigma = \sigma' \cdot \theta$
3. $\forall s'' \in \mathbb{S}_{n-1} \bullet t_0 \parallel s \xRightarrow{\sigma_{n-1}} t_{n-1} \parallel s''$.

We next distinguish three cases: $x \in L_I$, $x \in L_U$ and $x \notin L_I \cup L_U$.

1. Case $x = \theta$. We thus find that $t_{n-1} \parallel Q(s_{n-1}) \xrightarrow{\theta} t_n \parallel Q(s')$. As a result of Corollary 1, we have $\delta_q(s')$. We then find as a result of Lemma 1, there must be some state $s'' \in S$ such that $s_{n-1} \xRightarrow{\epsilon} s' \xRightarrow{\epsilon} s''$ and $\delta(s'')$. Consider the set $\mathbb{S}_n = \{s'' \in S \mid \delta(s'') \wedge s' \xRightarrow{\epsilon} s''\}$. Let s'' be an arbitrary state in $\mathbb{S}_n$. Distinguish between cases $s_{n-1} \notin \mathbb{S}_{n-1}$ and $s_{n-1} \in \mathbb{S}_{n-1}$. In the case, $s_{n-1} \notin \mathbb{S}_{n-1}$, we know from the construction of $\mathbb{S}_{n-1}$ that $s'' \in \mathbb{S}_{n-1}$ and $s'' \xRightarrow{\epsilon} s'$ always holds. In the case $s_{n-1} \in \mathbb{S}_{n-1}$, we have that $s_{n-1} \xRightarrow{\epsilon} s' \xRightarrow{\epsilon} s''$. We thus find that $\forall s'' \in \mathbb{S}_n \exists \bar{s} \in \mathbb{S}_{n-1} \bullet t_0 \parallel s \xRightarrow{\sigma_{n-1}} t_{n-1} \parallel \bar{s} \xRightarrow{\epsilon} t_{n-1} \parallel s'' \xrightarrow{\theta} t' \parallel s''$. Thus $\mathbb{S}_n$ has the desired requirement that $t_0 \parallel s \xRightarrow{\sigma_{n-1} \cdot x} t' \parallel s''$ for all $s'' \in \mathbb{S}_n$. Also, $\{s'' \in S \mid \delta(s'') \wedge s' \xRightarrow{\epsilon} s''\} \subseteq \mathbb{S}_n$ is concluded from construction of $\mathbb{S}_n$. Hence, $\mathbb{S}_n$ satisfies all desired conditions.
2. Case $x \in L_I$. By Property 1, we find that the last step in σ_{n-1} must be θ . It follows from corollary 1 that $Q(s_{n-1})$ is weakly quiescent and consequently $\delta_q(s_{n-1})$. By induction we have that $\{s'' \in S \mid \delta(s'') \wedge s_{n-1} \xRightarrow{\epsilon} s''\} \subseteq \mathbb{S}_{n-1}$. Consider the set $\mathbb{S}_n = \{s'' \in S \mid s' \xRightarrow{\epsilon} s''\}$. Transition $t_{n-1} \parallel Q(s_{n-1}) \xrightarrow{x} t' \parallel Q(s')$ implies that $s_{n-1} \xrightarrow{x} s'$. By Lemma 1 and Definition 6, we know that $\exists \bar{s} \in S$ such that $s_{n-1} \xRightarrow{\epsilon} \bar{s} \xrightarrow{x} s'$ and $\delta(\bar{s})$. From construction of $\mathbb{S}_{n-1}$, we know that $\bar{s}$ is in $\mathbb{S}_{n-1}$. We thus have $\forall s'' \in \mathbb{S}_n \exists \bar{s} \in \mathbb{S}_{n-1} \bullet t_0 \parallel s \xRightarrow{\sigma_{n-1}} t_{n-1} \parallel \bar{s} \xrightarrow{x} t' \parallel s''$. It is clear from construction of $\mathbb{S}_n$ that $s' \in \mathbb{S}_n$ as the required condition that $s' \in \mathbb{S}_n$ if the last step of σ is not θ -labeled transition. We thus find that $\mathbb{S}_n$ fulfills all desired requirements.
3. Case $x \in L_U$. Analogous to the previous case.

We are now in a position to establish the correctness of Theorem 1. We provide the proof below:

Proof (Theorem 1). We prove the theorem by contraposition.

1. Case $\Rightarrow$. Suppose not $Q(s)$ **passes** t_0 . By Definition 9 and Proposition 2, $t_0 \parallel Q(s) \xRightarrow{\sigma'} \mathbf{fail} \parallel Q(s')$, for some $\sigma' \in L'^*$ and $s' \in S$. As a result of Lemma 5, there is a non-empty set $\mathbb{S} \subseteq \{s'' \in S \mid s' \xRightarrow{\epsilon} s''\}$ such that for all $s'' \in \mathbb{S}$, $t_0 \parallel s \xRightarrow{\sigma'} \mathbf{fail} \parallel s''$, which was what we needed to prove.
2. Case $\Leftarrow$. Assume, that not s **passes** t_0 . Then there are $\sigma' \in L'^*$ and $s'' \in S$, $t_0 \parallel s \xRightarrow{\sigma'} \mathbf{fail} \parallel s''$. Using Property 3 leads to $t_0 \parallel Q(s) \xRightarrow{\sigma'} \mathbf{fail} \parallel Q(s'')$.

4 Adapting Asynchronous Setting to IOCO

In this section, we re-cast the results of the previous section to the setting with **io**co test-cases. We first define **io**co and then show that the results of the previous section cannot be trivially generalized to the **io**co-setting. Then using an approach inspired by [6, Chapter 5] and [5], we show how to re-formulate Theorem 1 in this setting.

4.1 Input Output Conformance

The **io**co testing theory formalizes the conformance of an implementation to its specification. In this theory, implementations are assumed to behave according to an (unknown) IOTS; as a consequence, implementations are assumed to be input enabled. Contrary to implementations, specifications are not required to be input enabled; this facilitates under-specifying the behavior of a system. Informally, the **io**co conformance relation captures whether the observable behaviors of the implementation are valid observable behaviors, given a specification. The observable behaviors are essentially augmented traces, called *suspension traces*, consisting of inputs, outputs and quiescence.

For a given set of states S of an arbitrary IOLTS with transition relation $\rightarrow \subseteq S \times (L \cup \{\tau\}) \times S$, suspension traces are defined through an auxiliary transition relation $\Longrightarrow_\delta \subseteq S \times (L \cup \{\delta\})^* \times S$, specified by the following deduction rules:

$$\frac{}{s \xRightarrow{\epsilon}_\delta s} \quad \frac{s \xRightarrow{\sigma}_\delta s' \quad \delta(s')}{s \xRightarrow{\sigma\delta}_\delta s'} \quad \frac{s \xRightarrow{\sigma}_\delta s'' \quad s'' \xRightarrow{x} s'}{s \xRightarrow{\sigma x}_\delta s'}$$

Henceforth, given an alphabet L , we write L_δ to denote the set $L \cup \{\delta\}$.

Definition 13 (Suspension traces, Out and After). Let $\langle S, L, \rightarrow, s_0 \rangle$ be an IOLTS. Let $s \in S$ be an arbitrary state, $S' \subseteq S$ and $\sigma \in L_\delta^*$.

1. The set of suspension traces of s , denoted $\mathbf{Straces}(s)$ is the set $\{\sigma \in L_\delta^* \mid s \xRightarrow{\sigma}_\delta\}$; we set $\mathbf{Straces}(S') = \bigcup_{s' \in S'} \mathbf{Straces}(s')$
2. The outputs of s , denoted $\mathbf{out}(s)$ is the set $\{x \in L_U \mid s \xRightarrow{x}\} \cup \{\delta \mid \delta(s)\}$; we set $\mathbf{out}(S') = \bigcup_{s' \in S'} \mathbf{out}(s')$
3. The σ -reachable states of s , denoted s **after** σ is the set $\{s' \in S \mid s \xRightarrow{\sigma}_\delta s'\}$; we set S' **after** $\sigma = \bigcup_{s' \in S'} s' \text{ after } \sigma$.

The above abbreviations are used in the intensional characterization of the **io**co testing relation, given below.

Definition 14 (ioco). Let $\langle I, L, \rightarrow, i_0 \rangle$ be an IOTS, and let IOLTS $\langle S, L, \rightarrow, s_0 \rangle$ be a specification. We say that implementation i_0 is input-output conform specification s_0 , denoted $i_0 \mathbf{io}co s_0$, iff

$$\forall \sigma \in \mathbf{Straces}(s_0) \bullet \mathbf{out}(i_0 \text{ after } \sigma) \subseteq \mathbf{out}(s_0 \text{ after } \sigma)$$

The **io** testing relation has been shown to admit a sound and complete test case generation algorithm, see, e.g., [8]. Soundness means, intuitively, that the algorithm will never generate a test case that, when executed on an implementation, leads to a *fail* verdict if the test runs are in accordance with the specification. Completeness is more esoteric: if the implementation has a behavior that is not in line with the specification, then there is a test case that, in theory, has the capacity to detect that non-conformance. As the exact workings of the algorithm are impertinent to our main results in this section, we will forego an explanation of it.

Fig. 4: An **io** test case

Fig. 5: A delay right-closed IOTS

In the following example, we motivate that the definitions and the constraints used in the previous section cannot be used for the **io** setting.

Example 4. Figure 4 shows a test case for IOLTS o_0 in Figure 2, which is an internal choice IOTS. Assume that at the same time o_0 is also used as the implementation; o_0 is not input-enabled in all states, and making it input-enabled violates the internal choice assumption. In fact, as observed in Section 2, the intersection of IOTSs and internal choice IOTSs only include pathological IOTSs that do not produce any output. For the purpose of this example, we use the theory of **io** on internal choice IOTSs nevertheless. For o_0 as specification and implementation, we have that $o_0 \text{ io } o_0$. However, we can reach a fail verdict for o_0 under the queue context when using the test case t'_0 . Consider the sequence $m?b?r!$; in the queue context, the execution $t'_0 \parallel Q(o_0) \xrightarrow{m?} t'_1 \parallel_{[\epsilon \ll o_0 \ll m?]} Q(o_1) \xrightarrow{\epsilon} t'_1 \parallel_{[r! \ll o_2 \ll \epsilon]} Q(o_1) \xrightarrow{b?} t'_2 \parallel_{[r! \ll o_2 \ll b?]} Q(o_1) \xrightarrow{r!} \text{fail} \parallel_{[\epsilon \ll o_2 \ll b?]}$ is possible, which leads to the **fail** state. Note that the fail verdict is reached even if we omit divergence from the implementation o_0 . This shows that Theorem 1 cannot be trivially generalized to the **io** setting (even when excluding divergence and allowing for non-input-enabled states).

4.2 Synchronizing Theorem for **io**

In this section, we investigate implementations for which **io** test cases cannot distinguish between synchronous and asynchronous modes of testing. To this end, we consider the relation between traces of a system and those of the system in queue context.

Definition 15 (Delay relation). Let L be a finite alphabet partitioned in L_I and L_U . The delay relation $@ \subseteq L_\delta^* \times L_\delta^*$ is defined by the following deduction rules:

$$\frac{}{\sigma @ \sigma} \text{ REF} \quad \frac{\rho_i, \sigma_i \in L_I^* \quad \sigma_u \in L_U^*}{\rho_i \cdot \sigma_u \cdot \sigma_i @ \rho_i \cdot \sigma_i \cdot \sigma_u} \text{ PUSH} \quad \frac{\sigma @ \sigma' \quad \rho @ \rho'}{\sigma \cdot \rho @ \sigma' \cdot \rho'} \text{ COM}$$

Proposition 3. Let $\langle S, L, \rightarrow, s_0 \rangle$ be an IOTS. Let $s \in S$ and $\sigma \in L_\delta^*$. Then $\sigma \in \text{Traces}(Q(s))$ implies there is a $\sigma' \in \text{Traces}(s)$ such that $\sigma' @ \sigma$.

Before we give the proof of the above proposition, we prove the lemmata given below. The two below lemmata make links between traces in synchronous and asynchronous settings in respect.

Lemma 6. Let $\langle S, L, \rightarrow, s_0 \rangle$ be an IOTS, $s \in S$ and $\sigma \in L_\delta^*$. Then $\sigma \in \text{Traces}(Q(s))$ implies that there is a $s' \in S$ such that $Q(s) \xrightarrow{\sigma}_\delta Q(s')$.

Proof. The proof is given by induction on the number of δ in $\sigma \in L_\delta^*$.

- Induction basis: Assume the number of δ in σ is 0, i.e., $\sigma \in L^*$. We distinguish between two cases based on whether $\sigma \in L_I^*$ and $\sigma \notin L_I^*$.
 1. Case $\sigma \in L_I^*$: Due to deduction rule $A1$ in Definition 11, it always holds that $Q(s) \xRightarrow{\sigma} [\epsilon \ll s \ll \sigma]$. Since s is input-enabled, there is a state $s' \in S$ such that $s \xRightarrow{\sigma} s'$. By applying deduction rule I_2 several times, we have $[\epsilon \ll s \ll \sigma] \xRightarrow{\epsilon} Q(s')$. We thus find that s' meets the required condition.
 2. Case $\sigma \notin L_I^*$: Let $\sigma = \sigma'.x.\rho$, with $\sigma' \in L^*$, $x \in L_U$ and $\rho \in L_I^*$. The appearance of x in trace $\sigma'.x.\rho$ can only be due to deduction rules $I3$ and $A2$ in Definition 11 and hence, we should have

$$Q(s) \xRightarrow{\sigma_1} [\sigma_u \ll s_1 \ll \sigma_i] \xrightarrow{\tau} [\sigma_u.x \ll s_2 \ll \sigma_i] \xRightarrow{\sigma_2} [x.\sigma_v \ll s_3 \ll \sigma_j] \xrightarrow{x} [\sigma_v \ll s_3 \ll \sigma_j] \xRightarrow{\rho} [\sigma_w \ll s'' \ll \sigma_k]$$

for $\sigma_w, \sigma_u, \sigma_v \in L_U^*$, $\sigma_k, \sigma_i, \sigma_j \in L_I^*$ and $s'', s_1, s_2, s_3 \in S$. We conclude from the last observation and deduction rules $A2$ in Definition 11 that σ_u must be the projection of σ_2 onto L_U^* . It follows from the last observation and deduction rules $A1$ and $A2$ that also the following derivation is possible, $[\sigma_u.x \ll s_2 \ll \sigma_i] \xRightarrow{\sigma_2.x.\rho} [\epsilon \ll s_2 \ll \sigma_i.\sigma'_2.\rho]$, where σ'_2 is the projection of σ_2 onto L_I^* . Since, s_2 is input-enabled there is a state $s' \in S$ such that $s_2 \xRightarrow{\sigma_i.\sigma'_2.\rho} s'$. By using deduction rule I_2 , we have $[\epsilon \ll s_2 \ll \sigma_i.\sigma'_2.\rho] \xRightarrow{\sigma_i.\sigma'_2.\rho} Q(s')$. Thus s' meets the required condition.

- Inductive step: Assume that the statement holds for all $\sigma' \in L_\delta^*$ with the number of δ at most $n - 1$. Suppose the number of δ in σ is n . Since $\sigma \in \text{Straces}(Q(s))$, there exists a state $s'' \in S$ such that $Q(s) \xRightarrow{\sigma} [\sigma_u \ll s'' \ll \sigma_i]$ for some $\sigma_i \in L_I^*$ and $\sigma_u \in L_U^*$. Assume $\sigma = \sigma_1.\delta.\bar{\sigma}$ with $\sigma_1 \in L^*$ and $\bar{\sigma} \in L_\delta^*$. Due to Definition 13 the following step has to be taken in the former derivation, $Q(s) \xRightarrow{\sigma_1.\delta} [\sigma_v \ll s_1 \ll \sigma_j] \xRightarrow{\bar{\sigma}} \delta$, where $\delta_q([\sigma_v \ll s_1 \ll \sigma_j])$ for some $s_1 \in S$, $\sigma_v \in L_U^*$ and $\sigma_j \in L_I^*$. Note that σ_v has to be empty since quiescence has been observed beforehand. It follows from Definition 4 that σ_j has to be empty as well, since otherwise, $[\sigma_v \ll s_1 \ll \sigma_j]$ can perform an internal transition, hence it cannot be quiescent. We thus find that $Q(s) \xRightarrow{\sigma_1.\delta} Q(s_1) \xRightarrow{\bar{\sigma}} \delta$ and s_1 is quiescent. We take the last transition of the previous derivation. It follows from the induction hypothesis that $\exists s' \in S$ such that $Q(s_1) \xRightarrow{\bar{\sigma}} Q(s')$. We thus conclude from the last observation that there is a state $s' \in S$ such that $Q(s) \xRightarrow{\sigma_1.\delta} Q(s_1) \xRightarrow{\bar{\sigma}} Q(s')$ which was to be shown.

Lemma 7. Let $\langle S, L, \rightarrow, s_0 \rangle$ be an IOTS. Let $s \in S$ and $\sigma \in \text{Straces}(Q(s))$. Then $Q(s) \xRightarrow{\sigma} Q(s')$ implies there is a $\sigma' \in \text{Straces}(s)$ such that $s \xRightarrow{\sigma'} s'$ and $\sigma' @ \sigma$.

Proof. The proof is given by induction on the number of δ in $\sigma \in L_\delta^*$.

- Induction basis. Assume that the number of δ is 0, i.e., $\sigma \in L^*$. Thus, the thesis reduces to $\sigma \in \text{Straces}(Q(s))$ and $\sigma \in L^*$ implies there is a $\sigma' \in \text{traces}(s)$ such that $\sigma' @ \sigma$. We prove the latter by induction on the number of output actions in $\sigma \in L^*$.
 - Induction basis. Assume the number of output actions in σ is 0, i.e., $\sigma \in L_I^*$. By Proposition 6, we have $\sigma \in \text{Straces}(Q(s))$, implying that $\exists s' \in S \bullet Q(s) \xRightarrow{\sigma} Q(s')$. This derivation can only be done under applying deduction rules $A1$, $I2$ and maybe $I1$ in Definition 11 some times which result in $s \xRightarrow{\sigma} s'$ and subsequently $\sigma \in \text{Straces}(s)$. Using deduction rule REF in Definition 15 results in $\sigma @ \sigma$. By assuming $\sigma' = \sigma$, it fulfills the two desired properties.
 - Inductive step. Assume that the statement holds for all $\sigma'' \in L^*$ with the number of output actions at most $n - 1$. Suppose that the number of output actions of σ is n . Assume that $\sigma = \rho.x.\bar{\sigma}$ with $\rho \in L_I^*$, $x \in L_U$ and $\bar{\sigma} \in L^*$. We have $Q(s) \xRightarrow{\rho.x.\bar{\sigma}} Q(s')$, implying that somewhere in this derivation the step $s_1 \xrightarrow{x} s_2$ is taken, for some $s_1, s_2 \in S$. This

- implies that there are two prefixes ρ_1 and ρ_2 of ρ such that ρ_2 is a prefix of ρ_1 as well and also $Q(s) \xrightarrow{\rho_1} [\epsilon \ll s_1 \ll \rho_1 \setminus \rho_2] \xrightarrow{\tau} [x \ll s_2 \ll \rho_1 \setminus \rho_2] \xrightarrow{(\rho \setminus \rho_1).x.\bar{\sigma}} Q(s')$. The last step of the previous derivation and deduction rule *A2* in Definition 11 lead to $[\epsilon \ll s_2 \ll \rho_1 \setminus \rho_2] \xrightarrow{(\rho \setminus \rho_1).\bar{\sigma}} Q(s')$. It follows from the input queue can be filled only under deduction rule *A1* in Definition 11 that $Q(s_2) \xrightarrow{(\rho_1 \setminus \rho_2).(\rho \setminus \rho_1).\bar{\sigma}} Q(s')$. By defining $\sigma_1 = (\rho \setminus \rho_2).\bar{\sigma}$, we have $Q(s_2) \xrightarrow{\sigma_1} Q(s')$ with $\sigma_1 \in L^*$ and one output action less than n . It follows from induction hypothesis that $\exists \sigma'_1 \in \text{Straces}(s_2) \bullet s_2 \xrightarrow{\sigma'_1} s' \wedge \sigma'_1 @ \sigma_1$. We thus have $s \xrightarrow{\rho_2} s_1 \xrightarrow{x} s_2 \xrightarrow{\sigma'_1} s'$ and subsequently, $\rho_2.x.\sigma'_1 \in \text{Straces}(s)$. By applying deduction rule *REF* and *COM* in Definition 15 respectively, we have $x.\sigma'_1 @ x.(\rho \setminus \rho_2).\sigma_1$. On the other hand, due to rule *REF* and *COM* we know that $x.(\rho \setminus \rho_2).\sigma_1 @ (\rho \setminus \rho_2).x.\sigma_1$ and consequently, $x.\sigma'_1 @ (\rho \setminus \rho_2).x.\sigma_1$. Deduction rule *COM*, the last observation and $\rho_2 @ \rho_2$ lead to $\rho_2.x.\sigma'_1 @ \rho_2.(\rho \setminus \rho_2).x.\sigma_1$. By defining $\sigma' = \rho_2.x.\sigma'_1$, we have $\sigma' @ \rho_2.(\rho \setminus \rho_2).x.\sigma'$ and more clearly, $\sigma' @ \sigma$. We thus find that σ' meets the two desired conditions.
- Inductive step. Assume the statement holds for all σ with the number of δ at most $n - 1$. Suppose the number of δ in σ is n . Assume $\sigma = \sigma_1.\delta.\bar{\sigma}$ with $\sigma_1 \in L^*$ and $\bar{\sigma} \in L_\delta^*$. By Proposition 6, we know from $\sigma \in \text{Straces}(s)$ that there is a state $s' \in S$ such that $Q(s) \xrightarrow{\sigma_1.\delta.\bar{\sigma}} Q(s')$. Due to Definition 4 and Definition 13, there exists a state $s_1 \in S$ such that $Q(s) \xrightarrow{\sigma_1.\delta} Q(s_1) \xrightarrow{\bar{\sigma}} Q(s')$ and $\delta(s_1)$. By taking the first transition of the previous derivation and induction basis, we find that there exists $\sigma'_1 \in \text{Straces}(s)$ such that $s \xrightarrow{\sigma'_1} s_1$ and $\sigma'_1 @ \sigma$. From $\delta(s_1)$, we have $s \xrightarrow{\sigma'_1.\delta} s_1$ and consequently by applying deduction rule *COM* in Definition 15, $\sigma'_1.\delta @ \sigma_1.\delta$ is concluded. Take then, the last transition of the first derivation i.e., $Q(s_1) \xrightarrow{\bar{\sigma}} Q(s')$ with $\bar{\sigma} \in L_\delta^*$ and the number of δ is $n - 1$ (one less than σ). By induction hypothesis we find that there exists a $\bar{\sigma}' \in \text{Straces}(s_1)$ such that $s_1 \xrightarrow{\bar{\sigma}'} s'$ and $\bar{\sigma}' @ \bar{\sigma}$. We thus have $\exists \sigma'_1 \in \text{Straces}(s), \bar{\sigma}' \in \text{Straces}(s_1) \bullet s \xrightarrow{\sigma'_1.\delta} s_1 \xrightarrow{\bar{\sigma}'} s'$. By applying deduction rule *COM* to the first and second observation, i.e., $\sigma'_1.\delta @ \sigma_1.\delta$ and $\bar{\sigma}' @ \bar{\sigma}$, we have $\sigma'_1.\delta.\bar{\sigma}' @ \sigma_1.\delta.\bar{\sigma}$. By defining $\sigma' = \sigma'_1.\delta.\bar{\sigma}'$ we find that σ' satisfies the two required properties.

We are now able to prove the correctness of the Proposition 3 as given below.

Proof. Using the lemmata given above, the proof of theorem follows from the observations below. We have that $\sigma \in \text{Straces}(Q(s))$, implying that $\exists s' \in S \bullet Q(s) \xrightarrow{\sigma} Q(s')$, due to Lemma 6. It follows from the previous observation and Lemma 7 that $\exists \sigma' \in \text{Straces}(s) \bullet s \xrightarrow{\sigma'} s'$ and $\sigma' @ \sigma$ which was to be shown.

Definition 16 (Delay right-closed IOTS). Let $M = \langle S, L, \rightarrow, s_0 \rangle$ be an IOTS. A set $L' \subseteq L_\delta^*$ is delay right-closed iff for all $\sigma \in L'$ and $\sigma' \in L_\delta^*$, if $\sigma @ \sigma'$ then $\sigma' \in L'$. The IOTS M is delay right-closed iff $\text{Straces}(s_0)$ is delay right-closed.

We denote the class of delay right-closed IOTSs ranging over L_I and L_U by $\text{IOTS}^\oplus(L_I, L_U)$. The property below gives an alternative characterisation of delay right-closed IOTSs.

Property 4. Let $M = \langle I, L, \rightarrow, i_0 \rangle$ be an IOTS. The IOTS M is delay right-closed if for all $\sigma \in L_\delta^*$, all $x \in L_U$ and $a \in L_I$, we have:

$$\sigma \cdot x \cdot a \in \text{Straces}(i_0) \text{ then } \sigma \cdot a \cdot x \in \text{Straces}(i_0)$$

Example 5. Consider the IOTS s_0 given in Figure 5. It is not hard to check that s_0 is delay right-closed.

As stated in the following theorem, the verdicts obtained by executing an arbitrary test case on a delay right-closed IOTS do not depend on the execution context. That is, the verdict does not change when the communication between the implementation and the test case is synchronous or asynchronous.

Theorem 2. Let $\langle I, L, \rightarrow, i_0 \rangle$ be a delay right-closed IOTS and let $\langle T, L', \rightarrow, t_0 \rangle$ be an arbitrary test case. Then i_0 **passes** t_0 iff $Q(i_0)$ **passes** t_0 .

Before we address the proof of the above theorem, we first establish the correctness of the lemma below, stating that the suspension traces of a delay right-closed IOTS, as observed in an asynchronous setting are indistinguishable from the set of suspension traces observable in the synchronous setting.

Lemma 8. Let $\langle S, L, \rightarrow, s_0 \rangle$ be a delay right-closed IOTS. Then $\text{Straces}(Q(s_0)) = \text{Straces}(s_0)$.

Proof. We divide the proof obligation into two parts: $\text{Straces}(Q(s_0)) \subseteq \text{Straces}(s_0)$ and $\text{Straces}(s_0) \subseteq \text{Straces}(Q(s_0))$. It is not hard to verify that the latter holds vacuously, even for arbitrary IOTSs.

It therefore remains to show that $\text{Straces}(Q(s_0)) \subseteq \text{Straces}(s_0)$. Consider a $\sigma \in \text{Straces}(Q(s_0))$; by Proposition 3, $\exists \sigma' \in \text{Straces}(s_0) \bullet \sigma' @ \sigma$. As s_0 is delay right-closed, we obtain the required $\sigma \in \text{Straces}(s_0)$.

The above lemma is at the basis of the correctness of Theorem 2.

Proof (Theorem 2). Using the lemma given above, the proof of the theorem follows from the observation that for all test cases $\langle T, L', \rightarrow, t_0 \rangle$ and all $\sigma \in L'^*$:

$$\begin{aligned} & \exists i' \in I \bullet t_0 \parallel i_0 \xRightarrow{\sigma} \mathbf{fail} \parallel i' \\ \text{iff} & \\ & \exists i' \in I, \sigma_i \in L_I^*, \sigma_u \in L_U^* \bullet t_0 \parallel Q(i_0) \xRightarrow{\sigma} \mathbf{fail} \parallel_{[\sigma_u \ll i' \ll \sigma_i]} \end{aligned}$$

Theorem 3. Let $\langle I, L, \rightarrow, i_0 \rangle$ be a delay right-closed IOTS and let IOLTS $\langle S, L, \rightarrow, s_0 \rangle$ be a specification. Then i_0 **ioco** s_0 iff $Q(i_0)$ **ioco** s_0 .

Proof. Follows from the existence of a sound and complete test suite that can test for **ioco**, and the proof of Theorem 2.

5 Necessary and Sufficient Conditions

In the previous section, we presented a class of implementation, called delay right-closed, whose synchronous and asynchronous test executions lead to the same verdict. We now show that delayed right-closedness of implementations is also a necessary condition to ensure the same verdict in the synchronous and the asynchronous setting.

Theorem 4. Let $M = \langle I, L, \rightarrow, i_0 \rangle$ be an IOTS. If for every test case $\langle T, L', \rightarrow, t_0 \rangle$, we have i_0 **passes** $t_0 \Leftrightarrow Q(i_0)$ **passes** t_0 , then M is a delay right-closed IOTS.

Proof. We prove the theorem by contraposition, i.e., we show that if we test a non-delay right-closed IOTS, there is a test case that can detect this by giving a *pass* verdict in the synchronous setting but a *fail* verdict in the asynchronous setting.

Let $\langle I, L, \rightarrow, i_0 \rangle$ be an IOTS that is not delay right-closed. Thus, there is some $x \in L_U$, $a \in L_I$ such that $\sigma \cdot x \cdot a \in \text{Straces}(i_0)$, but not $\sigma \cdot a \cdot x \in \text{Straces}(i_0)$. Let $\langle T, L', \rightarrow, t_0 \rangle$ be a test case such that there is a $t' \in T$ satisfying:

1. $t_0 \xRightarrow{\sigma} t'$,
2. $t' \xrightarrow{a} t''$, and $t'' \xrightarrow{x} \mathbf{fail}$.
3. for all σ' such that $t_0 \xRightarrow{\sigma'} \mathbf{fail}$ we have $\sigma' = \sigma \cdot a \cdot x$.

Observe that the existence of such a test case is immediate. Then there are $\sigma_i \in L_I^*$, $\sigma_u \in L_U^*$ and a state $i \in (i_0 \text{ after } \sigma)$ such that $t_0 \parallel Q(i_0) \xRightarrow{\sigma \cdot a \cdot x} \mathbf{fail} \parallel_{[\sigma_u \ll i \ll \sigma_i \cdot a]}$, i.e., not $Q(i_0)$ **passes** t_0 . However, we do not have $t_0 \parallel i_0 \xRightarrow{\sigma \cdot a \cdot x} \mathbf{fail} \parallel i$. By construction of the test case, we find that i_0 **passes** t_0 .

6 Conclusions

In this paper, we presented theorems which allow for using test-cases generated from ordinary specifications in order to test asynchronous systems. These theorems establish sufficient conditions when the verdict reached by testing the asynchronous system (remotely, through FIFO channels) corresponds with the local testing through synchronous interaction. In the case of **ioco** testing theory, we show that the presented sufficient conditions are also necessary.

It remains to find an intentional characterization of the notion of conformance induced by the class of test-cases generated in the approach of [12]. The presented conditions for synchronizing **ioco** are semantic in nature and we intend to formulate syntactic conditions that imply the semantic conditions presented in this paper. For example, it is interesting to find out which composition of programming constructs and / or patterns of interaction satisfy the constraints established in this paper. The research reported in this paper is inspired by our practical experience with testing asynchronous systems reported in [1]. We plan to apply the insights obtained from this theoretical study to our practical cases and find out to what extent the constraints of this paper apply to the implementation of our case studies.

Acknowledgments. We would like to thank Sjoerd Cranen (TU/e) and Maciej Gazda (TU/e) for their useful comments and suggestions.

References

1. H.R. Asadi, R. Khosravi, M.R. Mousavi, and N. Noroozi. Towards model-based testing of electronic funds transfer systems. In *Proc. of FSEN 2011*, LNCS. Springer, 2011.
2. C. Jard, T. Jéron, L. Tanguy, and C. Viho. Remote testing can be as powerful as local testing. In *Proc. of FORTE XII*, volume 156 of *IFIP Tr.*, pp. 25–40. Kluwer, 1999.
3. A. Petrenko and N. Yevtushenko. Queued testing of transition systems with inputs and outputs. In *Proc. of FATES 2002*, pp. 79–93, 2002.
4. A. Petrenko, N. Yevtushenko, and J. Huo. Testing transition systems with input and output testers. In *Proc. of Testcom 2003*, volume 2644 of *LNCS*, pp. 129–145. Springer, 2003.
5. A. Simao and A. Petrenko. From test purposes to asynchronous test cases. In *Proc. of ICSTW 2010*, pp. 1–10. IEEE CS, 2010.
6. J. Tretmans. *A formal Approach to conformance testing*. PhD thesis, Univ. of Twente, The Netherlands, 1992.
7. J. Tretmans. Test generation with inputs, outputs and repetitive quiescence. *Software—Concepts and Tools*, 3:103–120, 1996.
8. J. Tretmans. Model based testing with labelled transition systems. In *Formal Methods and Testing*, volume 4949 of *LNCS*, pp. 1–38. Springer, 2008.
9. J. Tretmans and L. Verhaard. A queue model relating synchronous and asynchronous communication. In *Proc. of PSTV'92*, vol. C-8 of *IFIP Tr.*, pp. 131–145. North-Holland, 1992.
10. L. Verhaard, J. Tretmans, P. Kars, and E. Brinksma. On asynchronous testing. In *Proc. of IWPTS'93*, volume C-11 of *IFIP Tr.*, pp. 55–66. North-Holland, 1993.
11. M. Weiglhofer. *Automated Software Conformance Testing*. PhD thesis, TU Graz, 2009.
12. M. Weiglhofer and F. Wotawa. Asynchronous input-output conformance testing. In *Proc. of COMP-SAC'09*, pp. 154–159. IEEE CS, 2009.