Analysis and Design of a 60 GHz Wideband Voltage-Voltage Transformer Feedback LNA

Pooyan Sakian, Erwin Janssen, Arthur H. M. van Roermund, Senior Member, IEEE, and Reza Mahmoudi

Abstract—To cope with the problem of instability and imperfect reverse isolation, a millimeter-wave voltage-voltage transformer feedback low noise amplifier has been analyzed, designed, and measured in CMOS 65 nm technology. Analytical formulae are derived for describing the stability, gain, and noise in this circuit topology. An analogy with the classic concept of Mason’s invariant is used to illustrate how the transformer feedback provides the required reverse isolation in the LNA. Based on the developed theoretical analysis, the circuit is implemented as a fully integrated 60 GHz two-stage differential low noise amplifier in 65 nm CMOS technology. A flat gain of 10 dB is achieved over the entire 6 GHz bandwidth. The measured noise figure is 3.8 dB.

Index Terms—Low-noise amplifier, millimeter wave, receiver, transformer, wideband.

I. INTRODUCTION

The 7 GHz unlicensed bandwidth around 60 GHz provides new possibilities for realization of short-range high-data-rate communication links. Modern CMOS technology is a promising candidate for implementing the required hardware due to its potential of integration of digital baseband with the RF front end.

As the first stage of the receiver frontend after the signal source or the antenna, the LNA is responsible for amplification of the signal from the antenna with minimum added noise and distortion. Therefore, noise figure, gain, and linearity are among the main design concerns. Many of the conventional topologies of the LNA, such as those based on the common-source topology, suffer from stability problems, particularly at high frequencies as a result of the pronounced impact of the Miller capacitance. Various solutions have been proposed and implemented for addressing the stability problems, which mainly focus on providing reverse isolation between the input and the output. Voltage-voltage transformer feedback (VVTF) technique is one of these methods and has been successfully used at lower frequencies [8]. The applicability of this technique to mm-wave regime has been verified in [7]. This paper deals with the analysis and implementation of a voltage-voltage transformer feedback technique, as a method of providing reverse isolation and stability in the LNA. The analysis for stability is performed using an analogy with Mason’s invariant concept [9]. Besides, an insightful noise analysis is done on this LNA topology. Furthermore, extensive measurements have been performed on the VVTF LNA fabricated in [7].

In Section II, different LNA topologies are briefly reviewed and the voltage-voltage transformer feedback LNA topology is introduced. In Section III, a stability analysis is performed based on the concept of Mason’s invariant. In Section IV, a noise analysis is performed on an LNA circuit with voltage-voltage transformer feedback. In Section V, the design and layout of the LNA and its transformers are discussed. In Section VI, the experimental results are presented.

II. TOPOLOGY SELECTION

Apart from the responsibility for amplification of the signal with minimum added noise, the LNA must be stable to prevent self-oscillation. There are various LNA circuit topologies. One of the most commonly used LNA topologies is the inductively-degenerated common-source LNA, shown in Fig. 1 [1]. The inductors $L_S$ and $L_G$ provide the required input matching. The inductor $L_S$ produces the real part of the input impedance and $I_G$ nullifies the imaginary part. One of the main advantages of this topology is the implementation of the real part of the input impedance without having to use a lossy resistor in the signal path. The input-referred noise voltage of the LNA and its input impedance are described by (1) and (2), respectively, shown at the bottom of the next page, where $k$ is the Boltzmann constant, $T$ is the temperature, $\gamma$ is the channel noise coefficient, $g_{dd}$ is the channel conductance when the drain-source voltage is zero, $R_S$ is the source resistance, $g_m$ is the transconductance of the transistor, $g_{gs}$ is the gate-source capacitance, and $\omega$ is the angular frequency. In a good design, $I_S$ is adjusted in such a way that the real part of $Z_{in}$ is matched with $R_S$, and $L_G$ is selected in such a way that the imaginary part of $Z_{in}$ is nullified. The multiple influential design parameters provide a desirable decoupling between different performance requirements. For instance, the real part of the input impedance can be adjusted independently while achieving the required noise performance.

In order to investigate the stability, a simplifying assumption that is made in the above calculations must be discarded; the gate-drain capacitance, $C_{gd}$, must be taken into consideration. This capacitance constitutes a reverse path between the input and output which endangers the stability. Several solutions have been proposed to overcome this problem. Using cascode architecture is one way to implement isolation between the output and input [2]. However at high frequencies the additional parasitics due to the cascode device deteriorate the performance. This has motivated the designers to adopt more complicated cascode architectures using additional inductors [3]. Using a common-gate topology is another way to provide the required isolation. However the common-gate LNAs suffer...
from a tradeoff between the input matching and the noise figure [4]–[6]. In this work the isolation is implemented by equipping $L_D$ and $L_S$ with mutual magnetic coupling [7], [8]. The resulting topology is called voltage-voltage transformer feedback LNA and is shown in Fig. 2.

Another potential benefit of using this topology, as compared to other solutions which entail stacking transistors on top of each other, is that it is more suited to low-voltage circuit design and hence consumes less power.

### III. STABILITY ANALYSIS

Stability is one of the main concerns in radio frequency amplifier design. Any reverse signal path from the output to the input can make the amplifier potentially instable. Therefore, unilateralization, or providing reverse isolation between the output and the input, is a widely used technique to ensure the stability of amplifiers. For every linear two-port device, a property can be defined that is invariant with respect to certain types of transformations [9], [10] implemented by linear lossless reciprocal embedding four-ports, shown in Fig. 3

$$U = \frac{\det (Z - Z_t)}{\det Z + Z^*} = \frac{|Z_{12} - Z_{21}|^2}{4 \Re [Z_{11}] \cdot \Re [Z_{22}] - \Re [Z_{12}] \cdot \Re [Z_{21}]}$$  (3)

where $Z$ is the open-circuit impedance matrix of the two-port, $t$ denotes the transposition and $*$ denotes the complex conjugate. Interestingly, this invariant property predicts the maximum gain after unilateralization; i.e., if the original linear two-port is unilateralized by the embedding network, the value of the maximum gain can be obtained from $U$ [10]. Since $U$ is invariant to the transformation done by the linear lossless reciprocal embedding network, the maximum gain can also be calculated by the $z$-parameters of the unilateralized device ($z_{12} = 0$)

$$U = \frac{|Z'_{21}|^2}{4 \Re [Z'_{11}] \cdot \Re [Z'_{22}]}.$$  (4)

It is worth noting that $U$ is not the maximum gain obtainable from the two-port with an arbitrary four-port embedding. In fact the maximum obtainable gain is infinite, for instance when the two-port is used in an oscillator circuit. Therefore, it is important to note that $U$ is the maximum gain only when the two-port is unilateralized; i.e., when there is no feedback between the input and output. If the condition of unilateralization is changed to stability, it can be shown that the maximum stable gain of a two-port can be as large as $4U$ for large values of $U$ [11].

The LNA of Fig. 2 is visualized in Fig. 4 by an analogy with the embedding scenario of Fig. 3. The transistor is regarded as a linear two-port device, whereas the coupled inductors, or the transformers, form the embedding four-port.

The $z$-parameters of the transistor are calculated

$$Z = \begin{bmatrix} Z_{11} & Z_{12} \\ Z_{21} & Z_{22} \end{bmatrix} = \frac{1}{g_m + \frac{1}{c_{gs}}} \times \begin{bmatrix} 1 & \frac{-g_m}{c_{gs}} + \frac{1}{c_{ge}} \\ 1 & \frac{1}{c_{ge}} \end{bmatrix}.$$  (5)

After embedding, the $z$-parameters of the transformed network can be obtained from

$$Z' = \begin{bmatrix} Z'_{11} & Z'_{12} \\ Z'_{21} & Z'_{22} \end{bmatrix}.$$  (6)

\[
\begin{align*}
\bar{v}_{ni}^2 &= \frac{4kTg_{d0}}{g_m} \left( R_S^2 + \left( (L_G + L_S)\omega - \frac{1}{c_{gs}^2} \right)^2 \left( \frac{g_m^2 L_S^2}{c_{gs}^2} + \left( (L_G + L_S)\omega - \frac{1}{c_{gs}^2} \right)^2 \right) \right) \frac{c_{gs}^2 \omega^2}{c_{gs}^2} \\
Z_{in} &= \left( \frac{g_m L_S}{c_{gs}} \right) + j \left( (L_G + L_S)\omega - \frac{1}{c_{gs}^2} \omega \right)
\end{align*}
\]  (1)  (2)
where $z'_{11}$, $z'_{12}$, $z'_{21}$, and $z'_{22}$ are calculated from (7)–(10). The effect of $L_G$ is then just a series reactance added to $z'_{11}$

$$Z'_{11} = z_{11} + L_S s - (z_{12} + L_S s + M s) \times \frac{z_{21} + L_S s + M s}{z_{22} + L_S s + L_D s + 2M s}$$

(7)

$$Z'_{12} = -M s + (L_D s + M s) \times \frac{z_{12} + L_S s + M s}{z_{22} + L_S s + L_D s + 2M s}$$

(8)

$$Z'_{21} = z_{21} + L_S s - (z_{22} + L_S s + M s) \times \frac{z_{22} + L_S s + M s}{z_{22} + L_S s + L_D s + 2M s}$$

(9)

$$Z'_{22} = -M s + (L_D s + M s) \times \frac{z_{22} + L_S s + M s}{z_{22} + L_S s + L_D s + 2M s}$$

(10)

Defining the coupling factor, $k_c$, and the turn ratio $n$ in (11) and (12), $z'_{12}$ is converted to (13), after substitution of $z$-parameters from (4) in (8) and some manipulation. From (13) it is clear that $z'_{12}$ can be made zero if the conditions of (14) are satisfied.

By making $z'_{12}$ zero, the required unilateralization is achieved

$$k_c = \frac{M}{\sqrt{L_D L_S}}$$

(11)

$$n = \sqrt{\frac{L_D}{L_S}}$$

(12)

$$Z'_{12} = \frac{L_D s (c_{gd} - \frac{k_c}{n} \times c_{gs}) + \frac{1}{n^2} \times c_{gs} \times L_D s^2 (g_m + c_{gs})}{(c_{gs} + c_{gd}) s + \frac{1}{n^2} \times (1 + 2k_c n + n^2)^2 (g_m + c_{gs})}$$

(13)

$$\begin{align*}
  k_c &= 1 \\
  n &= \frac{c_{gs}}{c_{gd}},
\end{align*}$$

(14)

The conditions of (14) are the only solution to providing isolation at all frequencies. If $k_c$ is not equal to one, the isolation can only be achieved if the circuit is modified, for instance by adding an inductor in parallel with $c_{gd}$ which can neutralize the reactance between the source and the drain at a certain frequency. Therefore, without meeting the conditions of (14), it is not possible to obtain a frequency-independent isolation. In this work our attempt is to make $k_c$ as close to one as possible.

In case of unilateralization which is obtained by meeting the conditions of (14), the input impedance of the LNA of Fig. 4 is derived from (15) which shows that the real part of the input impedance is zero (in fact limited to the gate resistance of the transistor) and the imaginary part can be made zero by properly adjusting the value of $L_G$

$$Z_{in} = L_G j \omega + Z'_{11} = L_G j \omega + \frac{1}{j \omega (c_{gs} + c_{gd})}.$$  

(15)

In case of unilateralization, if $R_G$ (the gate resistance of the transistor) is not neglected and when $L_G$ is in resonance with the capacitive part of $Z_{in}$ and $Z'_{11}$, the $z$ parameters of the circuits of Fig. 4 are derived from the following:

$$Z'_{11} = R_G$$

(16)

$$Z'_{12} = Z'_{21} = 0$$

(17)

$$Z'_{22} = Z'_{22}$$

(18)

$$Z''_{11} = Z''_{12} = Z''_{21} = Z''_{22}$$

(19)

It is worth mentioning that the $z$, $z'$, and $z''$ parameters are describing the transistor, the two-port seen from $V_1'$ and $V_2'$, and the two-port seen from $V_1''$ and $V_2''$, respectively (See Fig. 4).

The value of $U$ can be calculated in two ways: the $z'$ parameters from (16)–(19) can be substituted in (3) or (4); or the $Z$ parameters from (5) can be substituted in (3) after adding $R_G$ to
$z_{11}$ to include the transistor gate series resistance. As expected and as evidence to the invariability of $U$ under the transformation of Fig. 4, both approaches yield the same result

$$U = \frac{g_m}{4R_G c_{gd} \omega^2 (c_{gd} + c_{gt})}.$$  \hspace{1cm} (20)

To confirm the predictions made by the above formulae, $z'_{21}$ and $z'_{12}$ of a voltage-voltage transformer feedback amplifier are simulated as a function of the turn ratio ($n$). The simulation is done by SPECTRE-RF periodic-scattering-parameter analysis at 60 GHz. The transistor width and transistor length are 32 μm and 65 nm, respectively. The biasing voltage of the gate of the transistor and $V_{DD}$ are 0.7 and 1.2 V, respectively. The biasing current of the transistor is 4.9 mA. $L_S$ is kept constant at 500 pH while $n^2$ and hence $I_D$ are swept from 0.1 to 5 and from 5 pH to 12.5 nH, respectively. The coupling factor between $I_S$ and $I_D$ is one. $I_G$ is 207 pH to nullify the imaginary part of the input impedance. The extracted values for $c_{gd}$ and $f_{egd}$ are 21.8 and 11.5 F, respectively. According to (14), perfect reverse isolation is obtained when $n^2$ reaches 3.6. In Fig. 5(a), it is seen that the simulated $z'_{12}$ is minimized at around 3.1, whereas the calculated $z'_{12}$ is minimized at around 3.6. This difference between the prediction and simulation is due to the series source resistance ($r_s$) of the transistor which is not taken into account in our simple model and in fact shifts the real part of $z'_{21}$ by a constant amount equal to $r_s$. As a result the real part of $z'_{12}$ becomes zero at a different turn ratio than expected. However, the imaginary part of $z'_{12}$, as can be seen in Fig. 5(a), becomes zero precisely at the point predicted by calculations. Fig. 5(b) shows the simulated and calculated values of $z'_{21}$, illustrating that $z'_{21}$ increases monotonically with $n$. Therefore, the reverse isolation can be achieved without sacrificing the gain. The discrepancy between the simulated and calculated values of $z'_{21}$ and $z'_{12}$ emanates mostly from the drain-bulk capacitance ($c_{dh}$) and also from the source-bulk capacitance ($c_{sh}$) which are not taken into account in our simple transistor model used in our calculations. Fig. 5(c) shows the simulated $z'_{12}$ and $z'_{21}$ for different values of $k_c$ (1, 0.9, 0.8, and 0.7) indicating that the proper choice of turn ratio can minimize $z'_{12}$ only if the coupling ($k_c$) is equal to one.

It can be shown (see Appendix) that the electric coupling between the primary and secondary windings of the transformer ($c_{ps}$), which is ignored in our simple model, does not influence the required condition of (14) for isolation, although it changes the values of predicted $Z$-parameters. The same is true about source-bulk and drain-bulk capacitances ($c_{dh}$ and $c_{sh}$).

Furthermore, as shown in the Appendix, even the losses of the transformer do not change the requirements of (14) for isolation.

### IV. Noise Analysis

In order to perform a noise analysis, the circuit schematic of the LNA including the transistor channel noise and the source noise is shown in Fig. 6(a). Considering the transistor as a linear two-port, the channel noise can be transferred back to its gate, as shown in Fig. 6(b), using the T-parameters of the transistor.

Then the resultant noise current source between the gate and the source of the transistor can be split into two, as shown in Fig. 6(c). Considering the whole circuit as a two-port, with one port between the gate of the transistor and the ground and the other port between the source of the transistor and the ground,
and calculating the T-parameters of this two-port, the noise current source in parallel with $L_S$ can be transferred back to the input, as shown in Fig. 6(d).

According to Fig. 6, only the B and D elements of the T matrices are needed. Therefore, the B and D elements of the T-matrix of the transistor are obtained from

$$B_{CS} = \frac{1 + R_G S(c_{gs} + c_{gd})}{c_{gd}s - g_m}$$

(21)

$$D_{CS} = \frac{(c_{gs} + c_{gd})s}{c_{gd}s - g_m}$$

(22)

where $R_G$ is the gate resistance of the transistor. The B and D elements of the T-matrix of the other two-port, represented by the transistor gate as the input and the transistor source as the output with the ground considered as the common node, are derived from (23) and (24), shown at the bottom of the page, which in case of unilateralization and meeting the conditions of (14) are simplified to

$$B_z = \frac{1}{(1 + n)g_m}$$

(25)

$$D_z = \frac{(c_{gs} + c_{gd})s}{(1 + n)g_m}$$

(26)

The noise figure is then calculated from the following:

$$NF = 1 + \frac{R_G}{R_{src}} + \frac{\gamma}{g_m R_{src}} \times \left(1 + \frac{(c_{gs} + c_{gd})^2 \omega^2}{g_m^2 (1 + n)^2}\right) |1 + Z_{src}(c_{gs} + c_{gd})j \omega|^2$$

(27)

$$= 4K T R_G + |(B_{CS} - B_z D_{CS}) + (D_{CS} - D_z D_{CS})Z_{src}|^2 (28)$$

where $R_{src}$ is the real part of the source impedance. According to (28), the NF can be minimized if the reactive part of the source impedance resonates with the gate-source and gate-drain capacitances ($c_{gs}$ and $c_{gd}$).

It is also deduced from (15) that the imaginary part of the input impedance is cancelled out when $L_G$ resonates with $c_{gs}$ and $c_{gd}$. The imaginary part of the input impedance and the simulated NF versus $L_G$ are shown in Fig. 7, showing that the minimum noise figure is achieved when the imaginary part of the input impedance is zero. Fig. 8 shows the simulated noise figure showing sharp increase in NF for small values of $R_{src}$, and a relatively flat curve for larger values of $R_{src}$. The simulation conditions are the same as Section III.

In fact, because $R_{src}$ is in the denominator of the second and third term of (28), the NF shows strong dependence on $R_{src}$ for small values of $R_{src}$. However, for moderate and larger values of $R_{src}$, $s_{src}$ in the numerator of the third term becomes more influential, resulting in a pretty flat curve for NF (See Fig. 8).

In this analysis, for simplicity, the thermal channel noise of the transistor and the gate resistance of the transistor have been

$$B_z = \frac{1 + c_{gd}s^2 (1 - k_e^2)}{(1 - k_e^2) L_D c_{gs}s^2(c_{gs}s + g_m) + \frac{(c_{gs} - nk_e c_{gd}s + (1 + nk_e)g_m}{(1 - k_e^2) L_D c_{gd}s^2(c_{gs}s + g_m) + (c_{gs} + c_{gd})s}}$$

(23)

$$D_z = \frac{1 + c_{gd}s^2 (1 - k_e^2) L_D}{(1 - k_e^2) L_D c_{gs}s^2(c_{gs}s + g_m) + \frac{(c_{gs} - nk_e c_{gd}s + (1 + nk_e)g_m}{(1 - k_e^2) L_D c_{gd}s^2(c_{gs}s + g_m) + (c_{gs} + c_{gd})s}}$$

(24)
considered as the dominant noise sources in the circuit. However, the loss in other elements such as the losses of the transformer can appear as additional noisy elements in the circuit. Quantitative analysis of the impact of the transformer loss on the noise figure would require dealing with a more complicated circuit model.

V. CIRCUIT DESIGN

A two-stage differential variant of the circuit topology discussed in the previous sections has been designed, as shown in Fig. 9, in 65 nm LP bulk CMOS technology with 7 metal layers and an aluminum layer on top. The thickness of aluminum layer, metal 7, metal 6, and metal 5 is 1.45 μm, 0.9 μm, 0.9 μm, and 0.22 μm, respectively. The dielectric height between metal 7 and aluminum, between metal 6 and metal 7, between metal 5 and metal 6, and between silicon and metal 5 is 0.8 μm, 0.595 μm, 0.595 μm, and 2.13 μm, respectively. The main design objectives, aside from stability discussed in Section III, are low noise figure and high gain. Both are functions of the transistor biasing and width, passives choices, and source impedance.

The transducer power gain of the LNA after unilateralization is obtained from (29), shown at the bottom of the page, where $R_L$ is the load resistance (not shown in Fig. 9). From the last term of (29) it is clear that the resonance between $L_D$ and $C_{gs}$ maximizes the transducer gain, a condition identical to the one required for noise figure optimization and canceling the imaginary part of the input impedance.

The losses in the transformer can be modeled by two resistances, one in parallel with $L_D$ and one in parallel with $L_S$, as shown in Appendix. These losses reduce the amount of power delivered to the load and thereby decrease the gain.

The transformer used in the LNA is designed using EM simulations with ADS Momentum. The resulting structure is shown in Fig. 10. The top inductor $L_{g1}$ consists of two metal lines in parallel to lower the inductance and increase the Q-factor. The bottom inductor $L_{g2}$ has two turns, connected through vias which are distributed all along the metal lines. Both inductors are placed exactly on top of each other to achieve the highest possible coupling ($k \approx 1$). The width of the metal lines is chosen to be 3 μm. This decision constitutes a trade-off between $Q$-factor and self-resonance frequency (SRF) [12]. The simulated SRF of the transformer is 98 GHz. To satisfy (14) for isolation, a turn ratio $n$ of 1.8 is chosen. While a coupling factor $k_G$ of 1 is needed for satisfying (14), the best we could achieve was 0.76. The simulated Q-factors of the inductors are higher than 10 at the frequency of interest. Simulated values for $L_D$ and $L_S$ are 137 pH and 42 pH, respectively. A patterned shield is placed underneath the transformers to reduce substrate coupling.

Two stages are cascaded together, as shown in Fig. 9, to achieve an acceptable gain, as compared to state-of-the-art LNAs. The layout of the core of the LNA is shown in Fig. 11. The differential input of the first stage is shown on the left and the differential output of the second stage is on the right. The two stages are connected to each other with a DC-blocking capacitor between the output of TF1 and the input of $L_{g2}$. All
the RF interconnects longer than 10 μm are simulated in ADS Momentum to account for their parasitic inductances, their parasitic capacitances, and their losses. The rest of the layout is simulated after RC-extraction. The parasitic inductances in the signal path are either included in the input transmission line or the gate inductance $L_{g1}$. The parasitic inductances in the ground and supply routing are minimized by meshing the ground and supply interconnects.

$L_{g1}$ and $L_{g2}$ are approximately 110 pH and 150 pH, respectively. The transistors are indicated in Fig. 11 and are situated underneath the metal lines connecting the transformer structures. Transistor width is 35 μm and 25 μm in stage 1 and stage 2, respectively. The finger width is 1 μm. The vertical lines surrounding the transformers are the DC power lines and biasing of the LNA. Coplanar waveguides (CPW) with shielding are used to connect different components to each other. This results in low coupling to the substrate and between components. Special attention is paid to keeping the connections between transistors and inductors as short as possible to avoid increasing the parasitic capacitances. For instance, the drain and source inductors are placed so close to the transistors that they are just connected through vias.

The input and output of the LNA are connected to bondpads using CPWs (see Fig. 12) which result in losses and an impedance shift. The resulting source and load impedance of the circuit at the input and output indicated in Fig. 11 is approximately $37 + j10$ Ω. Open, short, and load structures are added to de-embed the circuit. Differential coplanar waveguide used in the layout are chosen to have a characteristic impedance of $z_0 = 100$ Ω differential, because the measurement equipment are 50 Ω single-ended. The signal lines are made with the top metal layer (metal 7) with 4 μm width. Two ground planes are placed at both sides of the signal line by stacking all metal layers. The spacing between the lines is also 4 μm. The bottom patterned shielding metal (metal 1) below the signal
VI. EXPERIMENTAL RESULTS

The LNA, fabricated in CMOS 65 nm technology, is measured using a differential measurement setup [13]. The DC power consumption is observed to be equal to the simulated value of 35 mW.

The S-parameters are measured using the Agilent E8361A power network analyzer. Calibrations are verified using WinCal XE software. After de-embedding the measured $G_T$ with $z_{	ext{out}} = 30 \, \Omega$ is 10 dB at 61 GHz (Fig. 13). The measured in-band deviation is $\pm 0.25$ dB. The output-to-input isolation indicated by $s_{12}$

---

Fig. 14. Noise figure calibration for the LNA.

Fig. 15. Measured and simulated differential gain and noise figure.

Fig. 16. NF and $G_T$ variation as a function of $R_{\text{in}}$. The star in the figure indicates the measurement result without use of the load-pull setup.

Fig. 17. Simulated and measured $s_{11}$ and $s_{22}$ for 100 $\Omega$ differential reference impedance.

Fig. 18. Simulated and measured $s_{11}$ and $s_{22}$ for 100 $\Omega$ differential reference impedance.

Fig. 19. Simulated and measured $s_{11}$ and $s_{22}$ for 30 $\Omega$ differential reference impedance at the input (representing the anticipated on-chip antenna) and (100 $\Omega$ || 30 $\text{fF}$) differential reference impedance at the output (representing the following stage which has a capacitive input).
### TABLE I
**COMPARISON WITH OTHER WORKS**

<table>
<thead>
<tr>
<th>Reference</th>
<th>Process</th>
<th>Topology</th>
<th>$G_t$ (dB)</th>
<th>NF (dB)</th>
<th>3 dB BW</th>
<th>$I_{IP3}$ (dBm)</th>
<th>$V_{dd}$ (V)</th>
<th>$P_{oc}$ (mW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>[14]</td>
<td>90nm</td>
<td>3 stage CS</td>
<td>15</td>
<td>4.4</td>
<td>10%</td>
<td>N/A</td>
<td>1.3</td>
<td>4</td>
</tr>
<tr>
<td>[15]</td>
<td>65nm (SOI)</td>
<td>2 stage casc.</td>
<td>12</td>
<td>8</td>
<td>22%</td>
<td>N/A</td>
<td>2.2</td>
<td>36</td>
</tr>
<tr>
<td>[3]</td>
<td>90nm</td>
<td>2 stage casc.</td>
<td>14.6</td>
<td>&lt;5.5</td>
<td>25%</td>
<td>-6.8</td>
<td>1.5</td>
<td>24</td>
</tr>
<tr>
<td>[17]</td>
<td>65nm</td>
<td>2 stage casc. + 1 CS</td>
<td>22.3 ($A_o$)</td>
<td>6.1</td>
<td>13%</td>
<td>N/A</td>
<td>1.2</td>
<td>35</td>
</tr>
<tr>
<td>[16] (LNA+mixer)</td>
<td>45nm</td>
<td>2 stage casc.</td>
<td>26</td>
<td>6</td>
<td>N/A</td>
<td>-12</td>
<td>1.1</td>
<td>23</td>
</tr>
<tr>
<td>[18]</td>
<td>45nm</td>
<td>2 stage CS</td>
<td>10</td>
<td>3.2</td>
<td>25%</td>
<td>N/A</td>
<td>1.1</td>
<td>N/A</td>
</tr>
<tr>
<td>This work (Source 100Ω)</td>
<td>65nm</td>
<td>2 stage CS</td>
<td>8</td>
<td>4.5</td>
<td>37%</td>
<td>N/A</td>
<td>1.2</td>
<td>35</td>
</tr>
<tr>
<td>This work (Source 30Ω)</td>
<td>65nm</td>
<td>2 stage CS</td>
<td>10</td>
<td>3.8</td>
<td>37% (simulated)</td>
<td>4</td>
<td>1.2</td>
<td>35</td>
</tr>
</tbody>
</table>

![Fig. 20. Simulated and measured $s_{11}$ and $s_{12}$ for 30 Ω differential reference impedance at the input and (100 Ω | 35 Ω) differential reference impedance at the output.](image1)

![Fig. 21. Simulated and measured IP3 curves.](image2)

![Fig. 22. Simulated and measured 1 dB compression point curves.](image3)

![Fig. 23. Modified circuit schematic of Fig. 4 used to analyze the impact of $c_{ps}$, $c_{sb}$, and $c_{sh}$](image4)

The noise figure measurement of the 60 GHz LNA is impeded by the fact that the output of the LNA is at a higher frequency than supported by the spectrum analyzer. A passive mm-wave mixer is used in the noise measurement setup to downconvert the output of the LNA to the range of the spectrum analyzer. The noise figure measurement setup is illustrated in Fig. 13. The passive mixer can be included in the calibration setup obviating the need for its inclusion in post-measurement calculations, as shown in Fig. 14. The loss of the interface waveguides is below $-47$ dB over the entire measured band of 55–67 GHz and the group delay is close to 20 ps over the entire band of interest. The differential stability factor (K-factor) remains above 30 in the measured band.

The common mode maximum transducer gain is equal to $-2$ dB resulting in a CMRR of 12 dB. The $s_{12}$ is below $-42$ dB, and the K-factor remains above 70.
and probe at the input of the DUT are measured separately and de-embedded from the measurement results manually.

The noise figure is measured in the band 59.5–66 GHz (Fig. 15), looking from the input of the LNA towards the source, during this measurement is equal to $37 + j10$ Ω, as a result of impedance transformation made by the input transmission lines and bondpads which are de-embedded from the measurement results. The input reflection coefficient seen by the noise source is below $-15$ dB. The average measured NF in this band is equal to 3.8 dB.

Fig. 16 shows the variations of NF and $G_T$ for different values of source impedance using a source-pull measurement setup. This measurement is done by modifying the measurement setup of Fig. 13 through adding a source-pull between the noise source and the DUT [18]. The NF of the circuit is found to be 3.7 dB.

Figs. 17 and 18 show the simulated and measured s-parameters of the LNA for 100 Ω differential reference impedance at both input and output. However, the LNA is not designed for 100 Ω antenna and mixer. The on-chip differential antenna is expected to provide a 30 Ω impedance whereas the mixer following the LNA is expected to have a capacitive input of 30 fF in parallel with a 100 Ω. Therefore, $s_{21}$ is optimized for such a configuration as illustrated in the simulated and measured parameters of Figs. 19 and 20.

The measured IIP3 is equal to 5 dBm at 57.5 GHz and 4 dBm at 60 GHz. Fig. 21 shows the IP3 curve for a two-tone input at 60 GHz with 1 MHz spacing. The measured 1 dB compression point is $-4.6$ dBm, as shown in Fig. 22.

The performance of the existing 60 GHz LNAs is compared with this work in Table I. The LNAs presented in [14], [15], [3], and [16] are single ended, and [17] has a differential output. The work presented here shows one of the lowest noise figures and the highest bandwidth. The relatively low gain is due to using only two cascaded stages. The reported gain is from the differential input to the differential output.

VII. CONCLUSION

A noise and isolation analysis is done on a voltage-voltage transformer feedback LNA topology providing design insight for lowering the noise figure and preserving stability in such circuits. It has been shown that a close analogy prevails between the classic concept of Mason’s invariant and the isolation in this type of LNAs. Furthermore, the presented noise analysis provides closed-form equations which can capture the variation trends of the LNA noise figure as a function of the transistor and passive parameters. Using the analysis results, a two-stage fully integrated 60 GHz differential low noise amplifier is implemented in a CMOS 65 nm technology. Utilizing a voltage-voltage transformer feedback enables neutralization of the Miller capacitance and the achievement of a $10$ dB gain over the entire 6 GHz bandwidth. A noise figure of 3.8 dB is obtained.

APPENDIX I

We investigate the impact of $r_{ps}$ (representing the electric coupling between the primary and the secondary), $r_{ch}$, and $c_{db}$ on the stability analysis performed in Section III. Afterwards we also investigate the impact of the transformer loss on the stability analysis. Solving the circuit of Fig. 23 for $z''_{12}$ results in (A-1), shown at the bottom of the page, where $z_{11}$, $z_{12}$, $z_{21}$, and $22$ are the z-parameters of the transistor as defined in (5). Forcing the numerator of (A-1) to zero and writing $M$ and $L_D$ in terms of $n$ and $L_S$ from (11)–(12), we obtain

\begin{align}
 n(L_S s(c_{ps} sZ_{22} + c_{al} sZ_{12} + 1) + Z_{12}) \\
 = k_c(k_c nL_S s(c_{ps} sZ_{22} + c_{al} sZ_{12} + 1) - Z_{12} + Z_{22}).
\end{align}

Further simplification yields

\begin{align}
 nL_S s(c_{ps} sZ_{22} + c_{al} sZ_{12} + 1) (1 - k_c^2) \\
 + nZ_{12} = k_c(Z_{22} - Z_{12}).
\end{align}

(A-3)
According to (A-3) for a frequency-independent nullification of $z''_{12}$, we need

$$k_c = 1 \quad (n + 1) Z_{12} = Z_{22} \quad \text{(A-4)}$$

which after substituting $z_{12}$ and $z_{22}$ from (5), results in the same conditions specified in (14).

For considering the impact of the transfer loss on the stability analysis, we have to solve the circuit of Fig. 24 for $z''_{12}$ which results in (A-5), shown at the top of the page. Forcing the numerator of (A-5) to zero and writing $M$ and $L_D$ in terms of $n$ and $L_S$ from (11)–(12), we obtain

$$nL_S (c_{pa} + c_{ai} R_1 Z_{22} + c_{at} R_1 Z_{12} + R_1 + R_1 Z_{12}) \left(1 - k_c^2\right) + nR_1 Z_{12} - k_c^2 R_1 (Z_{22} - Z_{12}) \quad \text{(A-6)}$$

Once again for a frequency-independent nullification of $z''_{12}$, the conditions of (A-4) and consequently (14) must hold without any influence by $R_1$ and $R_2$.

REFERENCES


Arthur H. M. van Roermund (SM’95) was born in Delft, The Netherlands, in 1951. He received the M.Sc. degree in electrical engineering in 1975 from the Delft University of Technology, Delft, The Netherlands, and the Ph.D. degree in applied sciences from the K.U. Leuven, Belgium, in 1987.

From 1975 to 1992, he was with Philips Research Laboratories, Eindhoven. From 1992 to 1999 he was a Full Professor at the Electrical Engineering Department, Delft University of Technology, where he was Chairman of the Electronics Research Group and Member of the management team of DIMES. From 1992 to 1999 he was Chairman of a two-years post-graduate school for “chartered designer”. From 1992 to 1997 he was a consultant for Philips. In October 1999 he joined Eindhoven University of Technology as a Full Professor, chairing the Mixed-signal Microelectronics Group. Since September 2002, he has been Director of Research of the Department of Electrical Engineering. Until 2009, he was a member of the supervisory board of the NRC Photonics Research Centre. He is chairman of the board of ProRISC, the microelectronics platform in the Netherlands, and Vice Chair of the ICT-research platform for the Netherlands (IPN). Since 2001, he has been one of the three organizers of the yearly workshop on Advanced Analog Circuit Design (AACD). He authored/co-authored 470 articles and 29 books.

Dr. van Roermund received the Simon Stevin Meester award in 2004 for his scientific and technological achievements. In 2007 he was member of an international assessment panel for the Department of Electronics and Information of Politecnico di Milano, and in 2009 for Electronics and Electrical Engineering for the merged Aalto University Finland.

Reza Mahmoudi received the M.Sc. degree in electrical engineering with a thesis entitled “A Measurement System for Noise Parameters” from the Delft University of Technology, Delft, the Netherlands, in 1993 where he joined the Microwave Component Group until 1999, and the Designers Certificate from Delft in 1996 with a thesis entitled “A Systematic Design Method for a Feed-Forward Error Control System.” This work was the initial step leading to his Ph.D. thesis.

He has worked for Philips Discrete Semiconductors in Nijmegen, the Netherlands, and Advanced Wave Research in El Segundo, CA. Since April 2003, he has been with the Department of Electrical Engineering at Eindhoven University of Technology/Eindhoven, The Netherlands. He is currently an Associate Professor in the field of “ultra-high frequency front-end electronics” and ultrahigh speed communication as well as high resolution imaging systems are forming his research areas. He has participated with 76 academic publications.