Chip-to-chip plasmonic interconnects and the activities of EU project NAVOLCHI

Citation for published version (APA):

DOI:
10.1109/ICTON.2012.6254466

Document status and date:
Published: 01/01/2012

Document Version:
Publisher’s PDF, also known as Version of Record (includes final page, issue and volume numbers)

Please check the document version of this publication:
• A submitted manuscript is the version of the article upon submission and before peer-review. There can be important differences between the submitted version and the official published version of record. People interested in the research are advised to contact the author for the final version of the publication, or visit the DOI to the publisher's website.
• The final author version and the galley proof are versions of the publication after peer review.
• The final published version features the final layout of the paper including the volume, issue and page numbers.

Link to publication
Chip-to-Chip Plasmonic Interconnects and the Activities of EU Project NAVOLCHI

A. Melikyan1*, M. Sommer2, A. Muslija2, M. Kohl2, S. Muehlbrandt1,2, A. Mishra1, V. Calzadilla3, Y. Justo4, J. P. Martinez-Pastor5, I. Tomkos7, A. Scandurra8, D. Van Thourhout4, Z. Hens4, M. Smitt3, W. Freude1,2, C. Koos1,2, J. Leuthold1,2

1Institute of Photonics and Quantum Electronics Karlsruhe Institute of Technology, 76131 Karlsruhe, Germany
2Institute of Microstructure Technology, Karlsruhe Institute of Technology, 76344 Karlsruhe, Germany
4Physics and Chemistry of Nanostructure and 5Photonics Research Group, Ghent University, B-9000 Gent, Belgium
6Instituto de Ciencia de los Materiales, Universidad de Valencia, 46980 Paterna, Spain
7Athens Information Technology, PO Box 68, 19002 Athens, Greece
8Interconnect Systems Group, STMicroelectronics srl, 95121 Catania, Italy

*Tel: (+49721) 60842496, e-mail: argishti.melikyan@kit.edu

ABSTRACT

In this paper, the chip-to-chip interconnection architecture adopted by the EU-project NAVOLCHI are discussed. The plasmonic physical layer consisting of a plasmonic nanoscale laser, a modulator, an amplifier and a detector is introduced. Current statuses of the plasmonic devices are reviewed.

Keywords: plasmonic interconnects, Si plasmonic transceiver, NAVOLCHI.

1. INTRODUCTION

High speed chip-to-chip interconnects are essential for the realization of latest high-speed computing devices and ultra-compact system-in-a package solutions [1]. They are needed to further leverage products such as computers, mobile phones, HDTV, cameras etc. [2]. High speed I/Os with lowest power consumption can be realized by means of light and optical interconnects, which so far has shown to be capable of encoding up to 26 Tbit/s of data onto a single laser [3]. However, chip-to-chip optical interconnection requires high speed optical transceivers monolithically integrated on electronic ICs, which can convert digital information from electrical domain to optical domain and vice versa. Such transceivers should be compact, offer large bandwidth and consume little power in order to be economically and technologically efficient.

The most promising technology for realization of optical transceivers is the CMOS compatible silicon photonics platform whose low cost and large scale fabrication is ensured by well-developed advanced CMOS fabrication lines. Unfortunately, there is a size mismatch between silicon electronics and silicon photonics. Even state-of-the-art Si photonic transceivers are bulky comparing to electronic transistors [4]. Therefore, the integrated Si photonic transceivers would occupy large portion of the optoelectronic ICs making them economically not efficient, because of the expensive cost associated to every square micrometre in the CMOS fab.

More recently, the field of plasmonics which deals with the manipulation of surface plasmon polaritons (SPP) has drawn the attention of the telecommunication community because of the possibility for ultra-compact dimensions by means of plasmonic devices [5-6]. The large bandwidths of plasmonic waveguides have also been demonstrated by the transmission experiments of 320 Gbit/s signal through SPP waveguides [7]. Various optically pumped SPP lasers have been demonstrated by researchers [8-12]. Moreover, M. Hill et al. have realized the smallest electrically pumped laser by making use of a plasmonic nanocavity [13]. Several plasmonic modulators have been proposed in the literature, with the footprints in a range of few micrometres [14-18]. While active
plasmonic devices can still be useful because of their high speed and ultra-compact characteristics, passive plasmonic waveguides are less practical because of the high losses.

Here, the activities of EU project NAVOLCHI towards realization of compact Si-plasmonic transvers are discussed. The novel Si-plasmonic platform adopted by NAVOLCHI can be a solution for chip-to-chip interconnects where low loss silicon passive components are combined with high speed and ultra-compact plasmonic active devices such as light sources [8-13], modulators [14-18], amplifiers [19] and detectors [20-21]. In the following the current status of each plasmonic component comprising the NAVOLCHI’s Si-plasmonic transceiver is reviewed.

2. PLASMONIC DEVICE SPECIFICATIONS

The key plasmonic components studied by NAVOLCHI are the plasmonic nanolaser and the modulator which make the plasmonic transmitter. Further activities focus on the realization of plasmonic amplifiers and photodetectors which are the key components of a receiver. In the Si-plasmonic interconnection architecture light generated in plasmonic nanolaser is coupled into the Si nanowire waveguide which feeds the rest of the circuit with a continuous wave signal. After being modulated in the modulator, the light is then coupled out from the chip using a grating coupler. The optical signal is then transferred to the neighbouring chip through a passive optical link. The signal is detected by the plasmonic photodetector of the transceiver located on the second chip.

2.1 Plasmonic Laser

Electrically driven plasmonic nanolasers which are of importance for interconnect applications, have been realized by M. Hill and co-workers [13]. These electrically pumped devices are based on InP/InGaAs/InP pillars with a conventional double heterostructures, see Fig. 2(a). The middle InGaAs active region with a height of 340 nm and a width of 130 nm is vertically and horizontally sandwiched between two InP and SiN layers respectively. The entire structure is then encapsulated in silver. The confinement along the longitudinal direction is achieved by fixing the length of the pillar to be \( l \) and by the silver cladding which then provides the feedback.

In Fig. 2(c) we give an example of the output power of the laser mode of a 3 \( \mu \)m long device versus the pump current at 78 K temperature (red crosses). In addition, the spectrally integrated luminescence is given in Fig. 2(c) (blue circles). The plots clearly illustrate lasing above the threshold current as well as the carrier density pinning within the device.

2.2 Surface Plasmon Polariton Absorption Modulator

A SPP absorption modulator (SPPAM) of ultra-compact size operating in the telecommunications window has recently been proposed [17]. The concept takes advantage of the strong plasmonic field confinement in an indium tin oxide (ITO) layer to modulate the absorption spectrum of SPPs via modulating the free carrier density of ITO. Absorption spectra of SPP for Ag / ITO (8nm) / SiN\(_4\) (70 nm) / Ag structure for two different ITO free carrier densities are depicted in Fig. 3(a). The absorption spectrum plotted in red is for the case when the free carrier density of ITO is increased by 5 % relative to the free carrier density in the voltage off state. It can be seen that a small modulation of the free carrier density of ITO can lead to significant modulation of the SPP intensity. A first experimental proof of the modulation capability of such plasmonic absorption modulator has been given in [17] and is shown in Fig. 3(c-d). The measured extinction ratios are small because of the 60 \( \mu \)m distance between the top and bottom electrodes, see Fig. 3(b). The concept has more recently been implemented with a much narrower insulator layer which resulted in an enhanced accumulation layer in ITO [18]. This way modulation extinction ratio of up to 20 dB have been demonstrated.
3. PLASMONIC AMPLIFIER

In order to overcome the plasmonic losses, a material system with a large coefficient of gain is necessary [19]. Here, we propose to use colloidal quantum dots for achieving compensation of plasmonic losses. Recently, PbS quantum dots embedded in CdS rods has been synthesized [22]. Optically pumping the rods enhanced photoluminescence (PL) has been reported with PL quantum yield of 45% – 55% at the near-IR wavelength of 1200 nm.

3. CONCLUSIONS

We introduced a novel interconnection architecture based on a Si-plasmonic platform. The physical layer of the interconnection is discussed in detail and the current status of each individual plasmonic device is given.

ACKNOWLEDGEMENTS

We acknowledge support by the EU FP7 project NAVOLCHI.

REFERENCES