

A Self-calibrating current-steering 12-bit DAC based on new 1-bit self-test scheme

Citation for published version (APA):

Radulov, G. I., Quinn, P. J., Hegt, J. A., & Roermund, van, A. (2004). A Self-calibrating current-steering 12-bit DAC based on new 1-bit self-test scheme. In *Proceedings of the IEEE IC Test Workshop 2004, 13-14 September 2004, Limerick, Ireland* (pp. 49-54)

Document status and date:

Published: 01/01/2004

Document Version:

Accepted manuscript including changes made at the peer-review stage

Please check the document version of this publication:

- A submitted manuscript is the version of the article upon submission and before peer-review. There can be important differences between the submitted version and the official published version of record. People interested in the research are advised to contact the author for the final version of the publication, or visit the DOI to the publisher's website.
- The final author version and the galley proof are versions of the publication after peer review.
- The final published version features the final layout of the paper including the volume, issue and page numbers.

[Link to publication](#)

General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal.

If the publication is distributed under the terms of Article 25fa of the Dutch Copyright Act, indicated by the "Taverne" license above, please follow below link for the End User Agreement:

www.tue.nl/taverne

Take down policy

If you believe that this document breaches copyright please contact us at:

openaccess@tue.nl

providing details and we will investigate your claim.

A SELF-CALIBRATING CURRENT-STEERING 12-BIT DAC BASED ON NEW 1-BIT SELF-TEST SCHEME

G.I.Radulov¹, P.J.Quinn², J.A. Hegt¹, and A. van Roermund¹

¹Eindhoven University of Technology, Department of Electrical Engineering, MSM, EH 5
P.O.Box 513, 5600 MB Eindhoven, The Netherlands
Phone: +31 40 247 3391, email: g.radulov@tue.nl

²Mixed Signal Design Group, Xilinx Ireland,
Citywest Business Campus, Saggart, Co. Dublin, Ireland,
Phone: +353-1-4032 425

***Abstract** - This paper presents a self-test self-correction scheme for segmented current steering (CS) DACs. Prior art is critically analyzed. The new scheme improves the DAC linearity by improving the accuracy of the thermometer current sources. The algorithm, which controls the scheme, is described in details. A 12-bit CS DAC, with 6-6 segmentation, is implemented using the new scheme and algorithm. The DAC core is designed with 10-bit intrinsic linearity and this is improved to 12-bit level via self-calibration. High-level simulation results and the CMOS layout of the DAC are presented. Further enhancements of the scheme are suggested.*

***Keywords** - digital-to-analog converters, self-calibration, current-steering circuits.*

I. INTRODUCTION

The rapid development of silicon technology, the reduction of the power supply voltages, and the ever increasing demands for resolution and linearity make self-calibration capabilities of digital-to-analog converters (DACs) an eventual necessity. Their implementation demands reliable but simple self-tests and self-correction algorithms.

To keep a competitive edge, companies often manufacture chips with the latest available technology that is still neither well characterized nor stable. Moreover, the reduced voltage head-room does not allow high overdrive voltages, which further deteriorates the intrinsic circuit characteristics. Such drawbacks have a particularly negative impact on DACs, where element-matching is a key requirement. On the other hand, the growth in digital electronics and the market driven mixed-signal needs require DAC systems having ever higher effective resolution and ever improving linearity. That is why DAC self-calibration techniques have become a focal point of research in the recent past. The self-calibration capabilities allow automatic compensation of production tolerances, react on changes of chip physical param-

eters which lead to the design of smaller, more efficient, and better converters.

This article gives an overview of the major calibration techniques for DACs, presents a new self-calibration scheme, and suggests further steps of research in this area. Section II discusses prior art in the field. Section III presents a new self-calibration algorithm. Section IV describes its implementation in a design example. Section V suggests a variation of the presented self-calibration scheme. Finally, conclusions are drawn in section VI.

II. OVERVIEW OF SELF-CALIBRATION

The vast majority of current calibration techniques for DACs employ self-test to measure the value under calibration. A notable alternative is presented in [1], where the reference current is forced on the signal current sources via current copiers. No significant further development of this technique followed in the literature, because of its two major problems: the capacitor leakage current and the charge feed-through from the switch, [2]. Nowadays, self-tests capabilities are a built-in part of the self-calibration schemes. The process of self-calibration in CS DACs can be considered as a combination of two parts: data acquisition (self-test) and value self-correction. Background calibration is when these two processes are run continually. Start-up calibration is when these processes are executed only once at chip power-up and the results are memorized.

A. Background calibration.

A notable work in the field of background calibration is presented in [3]. The concept of a floating current source is introduced: instead of terminating the current cell to ground, it is terminated to a resistor, which in fact conducts the signal current. The voltage drop over this resistor is used by a measuring device (e.g. $\Sigma\Delta$ ADC [3]). The concept uses two matched resistors: one for calibration and another for the normal DA conversion. These ideas are further developed in [4], where the measuring device is sim-

previous sub-sections, have a much reduced effect on the dynamic performance of the system core.

The thermometer (MSB) current source is realized with a PMOS transistor operating in parallel with a CALDAC, see Figure 1. Their combined currents are either switched via \overline{Cal}_k for normal DA conversion or alternatively switched via Cal_k for calibration. A self-test capability measures the difference between this current and a master current via the 6-bit off-chip SAR ADC and the NMOS transistors. The acquired information in the digital domain is fed as a correction word to the CALDAC.

This scheme does not correct for the mismatches in the current source loads - the PMOSTs controlled by \overline{Cal}_k , Cal_k , \overline{b}_k , and b_k , noted as ① in Figure 1. The mismatch offsets in these transistors are transformed to a current mismatch due to the body effect of the current source transistor. Furthermore, there is a different CALDAC word for every calibrated current source and hence a different number of parallel calibrating current source transistors get turned on. Consequently, the thermometer current sources have different output impedances (noted as ②). That is why to minimize both of these negative effects, the combined parallel output impedances of the current source transistor and the CALDAC should be high enough. Furthermore, there is an inherent post-calibration mismatch between the binary (non-segmented) and the thermometer (segmented) parts. All the thermometer current sources are calibrated to a common master (noted as ③). Its mismatch with regard to the binary part, is added to the calibrated thermometer current sources. This would appear as a DNL error on the transition between the non-segmented and the segmented parts. Finally, the way the self-test is based on information acquired in the voltage domain (noted as ④), which includes the extra capacitive loading of the voltage comparator, limits the speed and hence is only appropriate for start-up calibration.

Nevertheless, this calibration idea proves to be effective not only in achieving an excellent static linearity but also in maintaining a state-of-the-art dynamic performance for the DA conversion.

III. PROPOSED SELF-TEST DAC SCHEME

A DAC self-test, self-correction scheme is proposed here, Figure 2, which builds on the ideas presented in [7]. Improvements are mainly implemented in three directions: (1) the self-test engine is realized on-chip and it is simplified to a current comparator (1-bit ADC) (relaxed analog part for extended DSP); (2) the self-calibration mini-DACs are designed bi-directional (area save); (3) the current source and the




Figure 2: Proposed self-test, self-calibration DAC scheme.

CALDAC are shielded by an extra cascode (reduced non-calibrated errors).

The current sources are implemented with NMOSTs (as opposed to the PMOSTs of [7]), to save area, reduce capacitance, and gain voltage head-room. The latter allows to cascode one more NMOST, $M2_k$, on top of the current source NMOST and the CALDAC. The self-test capability considers $M1$, $M2$, and the CALDAC, as one single current source. Hence, the errors of $M2$ are also inherently corrected and the effect of load mismatch of $M3$, $M4$, and $M5$ is reduced. Furthermore, a single bit ADC (a current comparator, [8]), is used as a measuring device. The comparator, the current source being calibrated, and the digital logic effectively realize an on-chip algorithmic ADC. The current comparison is done in the current domain, which allows higher calibration speeds. Therefore, the presented scheme is enhanced with a continual background capability, which is described later in this article. Furthermore, the mini-CALDACs are bi-directional. A programmable current mirror sets the direction of the calibrating current, which effectively increases the resolution of the CALDAC by 1-bit, without doubling its area! Finally, the binary current sources plus one extra LSB are used as a reference current to calibrate the thermometer current sources. This is why the reference current is called the binary reference in the following text. A simplified block diagram of the self-calibration scheme is shown in Figure 3.




Figure 3: High-level scheme of the proposed calibration algorithm.

All thermometer current sources $I_{th(i)}$ are calibrated to the binary reference I_{binref} . To compensate for the unavoidable input offset of the current comparator I_{offset} , an extra temporary current source I_{temp} is used. The calibration is based on two phases: ϕA and ϕB . During ϕA , I_{temp} is fine-tuned to I_{binref} , so that I_{offset} is inherently also recorded. Therefore, the I_{temp} at the end of ϕA is:

$$\phi A: I_{temp} \approx I_{binref} + I_{offset}. \quad (1)$$

The result is stored in the CALDAC of I_{temp} . During ϕB , instead of I_{binref} , the i^{th} thermometer current source $I_{th(i)}$, is connected to the input of the comparator. The $I_{th(i)}$ is fine-tuned to I_{temp} . Due to the exchanged positions of the currents being calibrated at the comparator's inputs, the recorded I_{offset} in ϕB is the negative counterpart to the one recorded in ϕA . Therefore, $I_{th(i)}$ at the end of ϕB is:

$$\phi B: I_{th(i)} \approx I_{temp} - I_{offset}. \quad (2)$$

Substituting (1) in (2), I_{offset} is cancelled and $I_{th(i)}$ is calibrated to I_{binref} , free of offset.

$$I_{th(i)} \approx I_{binref} + I_{offset} - I_{offset} \approx I_{binref}. \quad (3)$$

The result is stored in the i^{th} CALDAC and the operation is repeated for the next thermometer current source.

The entire algorithm controlling the self-correction scheme is organized as a FSM with 8-states. It is shown in Figure 4.




Figure 4: State-Machine chart of the calibration algorithm.

X1 is the register that contains the digital calibrating word for the CALDAC of I_{temp} . X2 is the register that contains the digital calibrating word for the CALDAC of $I_{th(i)}$, during its calibration. I denotes the i^{th} thermometer current source. P is the polarity of calibration. If P=1, then calibrating current is subtracted from the coarse thermometer current source; if P=0, then calibrating current is added. B is the level of segmentation.

To minimize the post-calibration spread of currents, the algorithm controls the quantization error I_q with which the currents are calibrated. Thus, I_q is the difference between the fine-tuned current and the reference used, assuming an ideal comparator. In ϕA , I_{temp} is fine-tuned to I_{binref} within a positive I_q , i.e. the post fine-tuned I_{temp} is always greater than I_{binref} , regardless of its pre fine-tuned value. In such a way, the post fine-tuned I_{temp} can be approximated as a stochastic value, with a uniform distribution, a mean value of $\overline{I_{temp}} = I_{binref} + \frac{1}{2}I_{LSBCALDAC}$, and width of $I_{LSBCALDAC}$. On the other hand, in ϕB , the thermometer current sources, $I_{th(i)}$ are fine-tuned to I_{temp} within a negative I_q , i.e. the post fine-tuned $I_{th(i)}$ are always smaller than I_{temp} , regardless of their pre fine-tuned value. In such a way, the post fine-tuned $I_{th(i)}$ can be approximated as a stochastic value, with a uniform distribution, a mean value $\overline{I_{th(i)}} = \overline{I_{temp}} - \frac{1}{2}I_{LSBCALDAC}$, and width of $I_{LSBCALDAC}$.

The stochastic distribution of the post-calibrated values of $I_{th(i)}$ is a product of the uniform probability functions of I_{temp} and $I_{th(i)}$. The resulting probability function for $I_{th(i)}$ can be approximated with a triangular shape, see Figure 5, the spread of which is $\pm I_{LSBCALDAC}$ and the mean value of which is $\overline{I_{th(i)}} = I_{binref}$.




Figure 5: Pre-Calibration and Post-Calibration PDFs.

IV. 12-BIT SELF-CALIBRATED DAC IMPLEMENTATION

The proposed self-calibration scheme is realized in a 12-bit current-steering DAC. To save area, the intrinsic accuracy of the DAC core is designed to 10-bit level with $INL < 2LSB$. This implies approximately 16-times smaller current sources ([9], [10]) can be used. Via calibration of the thermometer current sources, this linearity is improved to 12-bit level. The post-calibration accuracy of the thermometer current sources depends on the LSB step of their CALDAC, $I_{LSB_{caldac}}$. Their standard deviation, for a PDF as given in Figure 5, can be calculated to be:

$$\sigma_{t_{PC}} = \frac{I_{LSB_{caldac}}}{\sqrt{6}}, \quad (4)$$

with PC stands for post calibration, t - thermometer, $\sigma_{t_{PC}}$ is the post-calibrated standard deviation of a thermometer current source. For statistical reference, see [11]. The required post-calibrated relative accuracy of the thermometer current source, given any intrinsic accuracy and targeted linearity (in terms of INL), can be derived to be:

$$\left(\frac{\sigma_t}{I_t}\right) = \sqrt{\frac{INL_{max}^2 - 3^2 2^B \left(\frac{\sigma_u}{I_u}\right)_b^2}{3^2 (2^{N-1} - 2^B) 2^B}}, \quad (5)$$

This formula is derived from the generic expression for the INL, found in [10], as a function of the relative matching of the unit-elements. The unit-elements are divided in two groups: those used by the binary current sources (not calibrated) and those used by the thermometer current sources (calibrated). The second group is expressed in (5).

The main specifications for implementation of the presented calibration scheme are summarized in Table 1.

Parameter	Description	Value
N	Resolution	12bit
B	Segmentation	6-6
I_{LSB}	1 LSB current of the DAC core.	5 μ A
$\left(\frac{\sigma_u}{I_u}\right)_b$	Relative unit-element intrinsic matching (before calibration). Relative unit-element intrinsic matching for the binary current sources, which are not calibrated (after calibration).	1.48%
$I_{LSB_{cal}}$	1 LSB current of the CALDACs.	257nA

Table 1: Important parameters of the designed converter.

High-level, MATLAB based, statistical simulations of the static linearity of the DAC are shown in Figure 6. The simulations are run for 100 cases. Before calibration, Figure 6 a), the DAC linearity is at a 10-bit level and its INL stays within the 2LSB limits. After calibration, Figure 6 b), the linearity of the DAC is improved to 12-bit level and its INL does not exceed the 0.5LSB limits.




Figure 6: INL for 100 DAC samples: a) pre-calibration (intrinsic); b) post-calibration INL.

The layout of the 12-bit self-calibrated DAC is shown in Figure 7. The chip is realized in a standard 0.25 μ m CMOS process. The dimensions of the chip core are 1.2mm \times 1.2mm. The array of current sources (NMOST $M1$) is indicated with ①. The array of CALDACs is twice bigger and is marked with ②. The array of the cascoded transistors (NMOSTs $M2$,




Figure 7: Layout of the 12-bit self-calibrated DAC.

$M3a$, and $M3b$) are indicated with ③. The digital logic and the current comparator are stacked above this, marked with ④. The data flip-flops and the current switches (NMOSTs $M4$ and $M5$) are positioned symmetrically to the output, indicated with ⑤. The binary-to-thermometer decoder is also laid out symmetrically to the output, marked with ⑥. The data and clock buffers are shown with ⑦.

V. FURTHER ENHANCEMENTS

The above proposed self-calibrating scheme belongs to the group of the start-up calibrations. That is why it cannot account for slow varying errors, which might appear during the normal DA conversion. In addition, the results of the calibration have to be stored in CMOS memory elements, which may occupy more than the half of the silicon area of the array of CALDACs. Therefore, the variation of the presented scheme that employs background calibration might be of interest for some applications. It is shown in Figure 8.




Figure 8: Background calibration variation of the proposed self-test/self-calibration DAC scheme.

A single back-up current source is added to the scheme. Another NMOST, $M3c_k$, is added to the common-source point of the current switches in the thermometer current cell. It is controlled by the signal controlling $M3b_k$, so that when the thermometer cell is selected for calibration, the back-up current source provides current for the current switches, $M4_k$. In such a way, ϕA of the calibration algorithm can be executed once with chip start-up and ϕB can be run continually in background. Therefore, the memory elements of the thermometer CALDACs can be designed as simple capacitors, the discharge of which is relaxed, as they are used in the digital domain.

VI. CONCLUSION

The proposed self-test self-correction scheme is a self-contained, monolithic solution, designed for start-up calibration. It targets the thermometer current sources of a segmented CS DAC. Its self-test algorithm is based on a single bit ADC (a current comparator). The scheme is implemented in order to create a 12-bit DAC using a 10-bit core. It occupies about an order of magnitude less area than a 12-bit intrinsic DAC because of the relaxed matching requirements of the coarse current source transistors. Furthermore, the components used for calibration do not require high accuracy. All major first-order problems are compensated at an algorithmic level. A variation of the self-calibration scheme is proposed that continually corrects the thermometer current sources and may significantly reduce the silicon area of the calibration part of the chips.

REFERENCES

- [1] D.W.J. Groeneveld and H.J. Schouwenars, "A Dual 3.4V Bitstream Continuous Calibration CMOS D/A Converter with 110 dB Dynamic Range," in *Proc. 2nd Intern. Conf. on Advanced A-D and D-A Conversion Techniques and their Applications*, UK, 1994, p. 42-7.
- [2] Rudy van de Plassche, "Integrated Analog-to-Digital and Digital-to-Analog Converters", *Kluwer Academic Publishers 1994, ISBN 0-7923-9436-4*.
- [3] Alex R. Bugeja, Bang-Sup Song, "A Self-Trimming 14-b 100-MS/s CMOS DAC", *IEEE J. Of Solid-State Circuits*, Vol. 35, No. 12, Dec. 2000, p.1841.
- [4] Qiting Huang, P.A.Francesc, et al., "A 200MS/s 14b 97mW DAC in 0.18 μ m CMOS", *2004 IEEE International Solid-State Circuits Conference*, Vol. 47, Feb. 2004, p.364.
- [5] Y.P.Lee and M.N.Hassoun, "Current source calibration circuit", *United States Patent*, Xilinx Inc., Patent No. 6,507,296 B1, Jan. 14, 2003.
- [6] Yonghua Cong, Randall L. Geiger, "A 1.5V 14-bit 100MS/s Self-Calibrated DAC", *2003 IEEE International Solid-State Circuits Conference*, ISSCC.
- [7] W. Schofield, D.Mercer, L. St. Onge, "A 16b 400MS/s DAC with <- 80dBc IMD to 300MHz and <- 160dBm/Hz Noise Power Spectral Density", *2003 IEEE International Solid-State Circuits Conference*, ISSCC.
- [8] Mika P. Tiilikainen, "A 14-bit 1.8-V 20-mW 1-mm2 CMOS DAC", *IEEE J. of Solid-State Circuits*, Vol. 36, No. 7, July 2001.
- [9] M.J.M. Pelgrom, et al, "Matching properties of MOS transistors", *IEEE J. Solid-State Circuits*, vol.24, pp. 1433-1439, Oct. 1989.
- [10] Jose Bastos, "Characterization of MOS Transistor Mismatch for Analog Design", *PhD thesis*, Universiteit Leuven, ISBN 90-5682-110-5.
- [11] A.Papoulis and S.Pillai, "Probability, Random Variables, and Stochastic Processes", *4th edition*, Mc Graw Hill, ISBN 0-07-112256-7.