Optimal ZVS Modulation of Single-Phase Single-Stage Bidirectional DAB AC–DC Converters

Jordi Everts, Member, IEEE, Florian Krismer, Member, IEEE, Jeroen Van den Keybus, Johan Driesen, Senior Member, IEEE, and Johann W. Kolar, Fellow, IEEE

Abstract—A comprehensive procedure for the derivation of optimal, full-operating-range zero voltage switching (ZVS) modulation schemes for single-phase, single-stage, bidirectional and isolated dual active bridge (DAB) ac–dc converters is presented. The converter topology consists of a DAB dc–dc converter, receiving a rectified ac line voltage via a synchronous rectifier. The DAB comprises primary and secondary side full bridges, linked by a high-frequency isolation transformer and a series inductor. ZVS modulation schemes previously proposed in the literature are either based on current-based or energy-based ZVS analyses. The procedure outlined in this paper for the calculation of optimal DAB modulation schemes (i.e., combined phase-shift, duty-cycle, and switching frequency modulation) relies on a novel, more accurate, current-dependent charge-based ZVS analysis, taking into account the amount of charge that is required to charge the nonlinear parasitic output capacitances of the switches during commutation. Thereby, the concept of “commutation inductance(s)” is shown to be an essential element in achieving full-operating-range ZVS. The proposed methods are applied to a 3.7 kW, bidirectional, and unity power factor electric vehicle battery charger which interfaces a 400 V dc–bus with the 230V_{ac}, 50-Hz utility grid. Experimental results obtained from a high-power-density, high-efficiency converter prototype are given to validate the theoretical analysis and practical feasibility of the proposed strategy.

Index Terms—AC–DC power conversion, battery charger, circuit analysis, dual active bridge (DAB), optimal control.

I. INTRODUCTION

SINGLE-PHASE, utility interfaced, isolated ac–dc converters with power factor correction (PFC) cover a wide range of applications such as chargers for plug-in hybrid electrical vehicles and battery electric vehicles [1], [2], interfaces for residential dc distribution systems and energy storage systems [3], [4], and inverters for photovoltaic modules. Bidirectional power flow is increasingly required since the traditional electricity grid is evolving from a rather passive to a smart interactive service network (customers/operators), where energy systems play an active role in providing different types of support to the grid [5] (e.g., vehicle-to-grid (V2G) concepts [6] and dc distribution systems [3]).

It is shown in [7] and [8] that the above mentioned unity power factor, isolated ac–dc conversions can be realized by combining a line voltage rectifier with a dual active bridge (DAB) dc–dc converter (single power conversion stage). For the line voltage rectifier, besides a passive diode bridge, an efficient synchronous rectifier (SR) can be used to further reduce the conduction losses and to enable bidirectional power flow. As no energy storage is present in the dc-link (a small high-frequency (HF) filter capacitor is placed between the SR and the DAB), the PFC is performed by the DAB, which has to actively shape the line current. The biggest advantage of these DAB topologies is that the ac–dc energy conversions take place in a single conversion stage (1-S), producing high quality waveforms and complying to regulations on low- and high-frequency distortions of the mains ac power lines [8]–[10]. Compared to the traditional dual-stage (2-S) approaches [4], a power factor correcting front-end as well as bulky failure prone electrolytic dc-link capacitors are omitted [11]. The 1-S DAB ac–dc converter topology implemented with a full bridge–full bridge (FBFB) DAB and SR (bidirectional power flow), as shown in Fig. 1, is the subject of this paper.

Research on the DAB mainly has been focusing on improved modulation schemes which facilitate increased converter efficiency and/or power density [12]. Whether the DAB is used in a dc–dc, a 1-S ac–dc (this paper), or any other configuration, one of the main goals has been to optimally (i.e., minimizing a certain, mostly loss related, cost function) operate the DAB within conditions where quasi-zero switching losses occur (i.e., by virtue of zero voltage switching, ZVS). Therefore, publications on DAB modulation schemes can be classified according to their ZVS considerations.

1) Current-based (CB) ZVS: The largest group of publications does not take into account the (parasitic) switch capacitances and assumes that ZVS of a bridge leg is achieved when the drain-to-source current of the switch which initiates the commutation (turn-off) is positive at the switching instant. Besides the traditional phase-shift-modulation (PSM1), where full-power-range CB ZVS is only possible at a voltage conversion ratio of equal to one [8], [13], modulation schemes with increased degree of freedom regarding the search toward optimal CB ZVS operation

1PSC: the active bridges of the DAB are operated to generate 50% duty-cycle high-frequency ac-link voltages which are phase-shifted relative to each other in order to achieve the required power transfer (one degree of freedom).

According to Fig. 1, $d = n_1/n_2 \cdot V_{dc2}/V_{dc1}$. 

of the DAB are introduced. These schemes combine PSM with either single-sided duty-cycle modulation (further referred to as SSPWM) or dual-sided duty-cycle modulation (further referred to as DSPWM; highest degree of freedom), and use a low-power and a high-power switching mode\(^3\) in order to reduce the HF ac-link rms currents, to lower the transformer core flux, and to obtain full-operating-range CB ZVS \([14]\). Especially, DSPWM enables significant improvements for low-load operation and for widely varying input and/or output voltage ranges such as is the case for the investigated 1-S ac–dc converter, where the DAB input voltage is a rectified sinewave (see Fig. 1), and where \(d\) is highly variable \([11]\). Simple suboptimal solutions for the calculation of the modulation parameters in order to achieve full-operating-range CB ZVS are given in \([15]\) and \([16]\) using SSPWM, and in \([9]\) using DSPWM. An SSPWM scheme for minimizing the reactive inductor power is presented in \([17]\). In \([12]\), an optimal DSPWM scheme with respect to minimum inductor rms currents is proposed.

2) Energy-based (EB) ZVS: It was already shown in \([18]\) that when considering CB ZVS, substantial parts of the ZVS regions involve incomplete bridge commutations due to the presence of (parasitic) switch capacitances. Consequently, above modulation schemes result in (partly) hard-switching operation for certain intervals of the DAB’s operating range,\(^4\) leading to reduced efficiency and in the worst case destruction of the semiconductor switching devices. The influence of the switch capacitances on the (resonant) bridge commutations is described in \([10]\) and \([18]\)–\([21]\) by evaluating the energy balance between the switch capacitances and the HF ac-link inductances (EB ZVS). However, in \([10]\) and \([19]\), the state of the one active bridge is not taken into account in the ZVS verification of the other, leading to easy implementable but incomplete EB ZVS constraints. A simple suboptimal modulation scheme based on these simplified constraints is presented in \([10]\) using SSPWM and variable switching frequency \((f_s)\) control.\(^5\) However, EB ZVS could not be fully achieved for the low-power mode, and the transition between the low- and high-power modes encompasses highly undesirable discontinuous steps in the modulation parameters. The harder to implement EB ZVS constraints given in \([18]\), \([20]\), and \([21]\), are still incomplete as the state of the one active bridge is taken into account in the ZVS verification of the other but, however, a (quasi) simultaneous state change within the one and/or together with the other active bridge is not allowed. Therefore, in \([20]\), simplifications had to be made, yielding a suboptimal modulation scheme which uses DSPWM and variable \(f_s\). Full-operating-range EB ZVS was reported but, again, the mode transition involves discontinuous steps.

Regardless their objective, all DAB modulation schemes so far presented are based on “theoretical” CB or EB ZVS analyses. The latter are the most accurate but, as described previously, still involve difficulties, in particular concerning implementability and accuracy. As a consequence, the objective of this paper is twofold. On the one hand, this paper attempts to deal with the deficiencies of the CB and EB ZVS considerations by proposing a current-dependent charge-based (CDCB) ZVS analysis (see Section III) that takes into account the commutation charge of the (parasitic) switch capacitances\(^6\) as well as the time dependence of the commutation currents. Therewith, the state and the simultaneous and nonsimultaneous state changes of the active bridges are inherently dealt with, resulting in a more accurate description of the DAB’s ZVS conditions. On the other hand, a procedure to derive optimal ZVS modulation schemes (see Section IV) for DAB converters is introduced and illustrated for the investigated 1-S DAB ac–dc converter. This procedure combines DSPWM and frequency modulation in order to minimize a cost function related to the converter losses, and relies on the proposed CDCB ZVS analysis in order to assure full-operating-range ZVS. Furthermore, the concept

\[\text{of the DAB are introduced. These schemes combine PSM with either single-sided duty-cycle modulation (further referred to as SSPWM) or dual-sided duty-cycle modulation (further referred to as DSPWM; highest degree of freedom), and use a low-power and a high-power switching mode in order to reduce the HF ac-link rms currents, to lower the transformer core flux, and to obtain full-operating-range CB ZVS [14]. Especially, DSPWM enables significant improvements for low-load operation and for widely varying input and/or output voltage ranges such as is the case for the investigated 1-S ac–dc converter, where the DAB input voltage is a rectified sinewave (see Fig. 1), and where }\]

\[\text{\(d\) is highly variable [11]. Simple suboptimal solutions for the calculation of the modulation parameters in order to achieve full-operating-range CB ZVS are given in [15] and [16] using SSPWM, and in [9] using DSPWM. An SSPWM scheme for minimizing the reactive inductor power is presented in [17]. In [12], an optimal DSPWM scheme with respect to minimum inductor rms currents is proposed.}

\[\text{2) Energy-based (EB) ZVS: It was already shown in [18] that when considering CB ZVS, substantial parts of the ZVS regions involve incomplete bridge commutations due to the presence of (parasitic) switch capacitances. Consequently, above modulation schemes result in (partly) hard-switching operation for certain intervals of the DAB’s operating range, leading to reduced efficiency and in the worst case destruction of the semiconductor switching devices. The influence of the switch capacitances on the (resonant) bridge commutations is described in [10] and [18]–[21] by evaluating the energy balance between the switch capacitances and the HF ac-link inductances (EB ZVS). However, in [10] and [19], the state of the one active bridge is not taken into account in the ZVS verification of the other, leading to easy implementable but incomplete EB ZVS constraints. A simple suboptimal modulation scheme based on these simplified constraints is presented in [10] using SSPWM and variable switching frequency \((f_s)\) control. However, EB ZVS could not be fully achieved for the low-power mode, and the transition between the low- and high-power modes encompasses highly undesirable discontinuous steps in the modulation parameters. The harder to implement EB ZVS constraints given in [18], [20], and [21], are still incomplete as the state of the one active bridge is taken into account in the ZVS verification of the other but, however, a (quasi) simultaneous state change within the one and/or together with the other active bridge is not allowed. Therefore, in [20], simplifications had to be made, yielding a suboptimal modulation scheme which uses DSPWM and variable \(f_s\). Full-operating-range EB ZVS was reported but, again, the mode transition involves discontinuous steps.}

\[\text{Regardless their objective, all DAB modulation schemes so far presented are based on “theoretical” CB or EB ZVS analyses. The latter are the most accurate but, as described previously, still involve difficulties, in particular concerning implementability and accuracy. As a consequence, the objective of this paper is twofold. On the one hand, this paper attempts to deal with the deficiencies of the CB and EB ZVS considerations by proposing a current-dependent charge-based (CDCB) ZVS analysis (see Section III) that takes into account the commutation charge of the (parasitic) switch capacitances as well as the time dependence of the commutation currents. Therewith, the state and the simultaneous and nonsimultaneous state changes of the active bridges are inherently dealt with, resulting in a more accurate description of the DAB’s ZVS conditions. On the other hand, a procedure to derive optimal ZVS modulation schemes (see Section IV) for DAB converters is introduced and illustrated for the investigated 1-S DAB ac–dc converter. This procedure combines DSPWM and frequency modulation in order to minimize a cost function related to the converter losses, and relies on the proposed CDCB ZVS analysis in order to assure full-operating-range ZVS. Furthermore, the concept}

\[^{3}\text{The low-power and high-power modes are similar to, respectively, mode 2 and mode 1 in this paper (cf. Fig. 7).}\]

\[^{4}\text{This effect is most pronounced in the regions where }d \gg 1\text{ and }d \ll 1,\text{ and along the boundary between the low- and the high-power mode [18].}\]

\[^{5}\text{In [22], it was shown that the use of a variable switching frequency }f_s\text{ enables improved DAB efficiency.}\]

\[^{6}\text{The EB ZVS analyses are typically based on constant energy-equivalent switch capacitances [10]. As this can result in significant errors [23], in this paper the voltage dependent nonlinear switch capacitances are correctly modeled using data-sheet small-signal measurements (see Section III).}\]
of “commutation inductance(s),” which is implemented in the calculation procedure, is introduced as an essential element in achieving both full-operating-range ZVS and smooth, continuous mode transitions. As explained previously and reaffirmed in Section IV, these two objectives are normally problematic for DAB converters with large input and/or output voltage variations and large power variations such as is the case for the single-stage DAB ac–dc converter investigated in this paper.

The paper is further organized as follows. In Section II, after a brief discussion of the general operating principle of the single-stage DAB ac–dc converter, a simplified representation of the DAB converter is given and the operating modes are detailed. The implications on the model and the expressions by adding commutation inductance(s) in the HF ac-link are described. In Section III, the CDCB ZVS analysis is introduced, followed by the procedure to determine optimal ZVS modulation schemes and optimal system level component values in Section IV. In Section IV-B, the results obtained from numerical optimizations are given for different HF ac-link configurations, highlighting the necessity of commutation inductance(s) in achieving full-operating-range ZVS. The actual implementation of the calculated modulation schemes (see Section V-A) and the experimental results (see Section V-B) obtained from a 3.7 kW, bidirectional, and unity power factor 1-S DAB ac–dc prototype system are presented in Section V.

The specifications (see Table I) of the investigated DAB ac–dc converter shown in Fig. 1 are based on the requirements for future electric vehicle on-board battery chargers, interfacing a 400 V dc-bus with the single-phase 230 V rms/50 Hz mains. Compliance with domestic power sockets results in a nominal (active) ac input current of $I_{ac,p} = 16 \text{ A}_{\text{rms}}$ and a nominal power of $P_{\text{nom}} = 3.7$ kW. The voltage ranges are further listed in Table I. The dc-bus voltage level was chosen based on the forecasts that the vehicular power system voltages tend to rise. Bidirectional power flow enables V2G functionality, while galvanic isolation ensures safety. Other requirements are a high conversion efficiency, a high power density, EMC compliance to the CISPR 22 Class B standard, a high power factor (PF), and low total harmonic distortion (THD) of the ac input current (see Table I).

### Table I

<table>
<thead>
<tr>
<th>Property</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{ac}$ (V$_{rms}$)</td>
<td>230 (nominal)</td>
</tr>
<tr>
<td>$I_{ac,p,\text{nom}}$ (A$_{rms}$)</td>
<td>16 (nominal)</td>
</tr>
<tr>
<td>$f_{L}$ (Hz)</td>
<td>50</td>
</tr>
<tr>
<td>$V_{dc2}$ (V)</td>
<td>(\leq 470)</td>
</tr>
<tr>
<td>EMC compliance</td>
<td>CISPR 22 Class B</td>
</tr>
<tr>
<td>PF</td>
<td>(&gt; 0.9 \text{ (at } I_{ac,p} \geq 0.1 \cdot I_{ac,p,\text{nom}}))</td>
</tr>
</tbody>
</table>

Due to this continuous state change, the ac line voltage $v_{ac}(t)$ is folded into a dc voltage $v_{dc1}(t)$ that is pulsating twice the ac line frequency $f_{L}$ (i.e., $v_{dc1}(t) = |v_{ac}(t)| = |V_{ac} \sin(\omega_{L} t)|$) and that is directly fed to the input of the DAB dc–dc converter. Note that the voltage drop across the differential mode (DM) input filter inductors can be neglected in a steady state. As explained in Section II-B, the DAB draws a net dc current $i_{1}$ at its input. The HF components of $i_{1}$ are bypassed by a small HF filter capacitor $C_{1}$ that is placed between the SR and the DAB, while the dc component $i_{DAB1}$ (not shown in Fig. 1) of $i_{1}$ propagates to the SR. In the ideal case, i.e., neglecting the reactive power consumed by the HF filter capacitor $C_{1}$, the SR’s output current $i_{SR1}(t)$ equals $i_{DAB1}(t)$. By proper modulation of the DAB’s active bridges this current $i_{DAB1}(t)$, and thus $i_{SR1}(t)$, can be actively controlled to be in phase with $v_{dc1}(t)$. As $i_{SR1}(t)$ is unfolded toward the ac input side by the SR, a sinusoidal ac input current $i_{ac}(t)$ that is in phase (unity power factor) with the ac input voltage $v_{ac}(t)$ is obtained. However, in the nonideal case, the reactive (capacitive) power consumed by $C_{1}$ and by the other DM EMC input filter capacitor(s) needs to be compensated in order to meet the PFC requirement given in Table I. This can be done by controlling $i_{DAB1}(t)$ slightly lagging to $v_{dc1}(t)$, requiring a certain reactive power transfer capability of the DAB. For the exact calculation of $i_{DAB1}(t)$, in Fig. 2 the DAB is represented by a variable current source $i_{DAB1}$ connected in parallel with the DM EMC input filter and the SR (note that $C_{1}$ is the capacitive part of the first DM filter stage, $C_{DM1} = C_{1}$). It can be shown that for a given amplitude of the (active) ac input current $I_{ac,p}$ and PF ($=\cos(\varphi)$; see Fig. 3),

\[ V_{o} = v_{ac}(t), \text{ according to} \]

\[ s_{SR} = \begin{cases} 1 & \text{if } v_{ac}(t) > 0 \text{ (} S_{SR,1} \text{ & } S_{SR,4} \text{ are on)} \\ -1 & \text{if } v_{ac}(t) < 0 \text{ (} S_{SR,2} \text{ & } S_{SR,3} \text{ are on).} \end{cases} \]

\[ V_{o} = v_{ac}(t), \text{ according to} \]

\[ s_{SR} = \begin{cases} 1 & \text{if } v_{ac}(t) > 0 \text{ (} S_{SR,1} \text{ & } S_{SR,4} \text{ are on)} \\ -1 & \text{if } v_{ac}(t) < 0 \text{ (} S_{SR,2} \text{ & } S_{SR,3} \text{ are on).} \end{cases} \]
$i_{\text{DAB1}}$ needs to be controlled according to

$$i_{\text{DAB1}} = \text{st}_{\text{SR}} \left[ \text{dir} \cdot (\ddot{I}_{\text{ac,p}}/\text{PF}) \sin(\omega t + \text{dir} \cdot \arccos(\text{PF})) - \omega_1 (C_{\text{DM1}} + C_{\text{DM2}}) V_{\text{ac}} \sin(\omega t + \pi/2) \right]$$

(2)

where $\omega_1 = 2\pi f_\text{l}$ with $f_\text{l}$ the 50 Hz ac line frequency, $V_{\text{ac}}$ the amplitude of the ac input voltage, $\text{st}_{\text{SR}}$ the state of the SR [according to (1)], and $\text{dir}$ the power flow direction (see Fig. 1).

$$\text{dir} = \begin{cases} 1 & \text{if } p(t) > 0 \text{ : prim. } \rightarrow \text{ sec. side}, \\ -1 & \text{if } p(t) < 0 \text{ : sec. } \rightarrow \text{ prim. side}. \end{cases}$$

(3)

The ideal converter’s input-side quantities for the worst case PF condition (Table I; $I_{\text{ac,p}} = \sqrt{2} \cdot 0.1 \cdot I_{\text{ac,p,nom}} = 2.26$ A; $V_{\text{ac}} = V_{\text{ac,max}} = 357.8$ V; PF = 0.9) are depicted in Fig. 3. The values of $C_{\text{DM1}}$ ($= C_1$) and $C_{\text{DM2}}$ are listed in Table IV. In order to meet the PFC requirements (see Table I) under all input conditions, including enough current margin for component variances, an upper DAB input current limit $i_{\text{DAB1,u}}$ is calculated. Assuming PF = 1, $\text{dir} = 1$, and $C_{\text{DM1}} = C_{\text{DM2}} = 0$, the instantaneous $i_{\text{DAB1}}$ according to (2) becomes $i_{\text{DAB1}} = \text{st}_{\text{SR}} I_{\text{ac,p}} \sin(\omega t) = \dot{I}_{\text{ac,p}} \sin(\omega t)$. This means that the $i_{\text{DAB1}}$, which corresponds with a certain value of the DAB input voltage $v_{\text{dc1}} = |v_{\text{ac}}| = |V_{\text{ac}} \sin(\omega t)|$, and ac input current $I_{\text{ac,p}}$, can be calculated with $i_{\text{DAB1}} = I_{\text{ac,p}} \cdot v_{\text{dc1}}/V_{\text{ac}}$. Consequently $i_{\text{DAB1}}$ at a certain $v_{\text{dc1}}$ and for a certain $I_{\text{ac,p}}$ is highest if $V_{\text{ac}} = V_{\text{ac,min}}$. Using $I_{\text{ac,p}} = 24$ A ($= \sqrt{2} \cdot I_{\text{ac,p,nom}} + \text{margin}$), adding a margin of 0.5 A, and clamping the result to 24 A, $i_{\text{DAB1,u}}$ is defined as

$$i_{\text{DAB1,u}}(v_{\text{dc1}}) = \min \left( \frac{24 \cdot v_{\text{dc1}}}{V_{\text{ac,min}}} + 0.5, 24 \text{ A} \right).$$

(4)

Taking the lower limit $i_{\text{DAB1,l}} = -i_{\text{DAB1,u}}$ yields the complete converter’s operating range$^{11}$ shown in Fig. 4. Note that the DAB handles the double-line frequency power component, which in

The 2-S ac-dc topologies is buffered by the (electrolytic) dc-link capacitor. Due to the absence of this dc-link capacitor in the investigated single-stage converter, an electrolytic capacitor $C_2$ was placed at the dc output side in order to (partly) filter the 100-Hz power component.

B. Simplified DAB Model

The DAB in Fig. 1 comprises HF transformer-coupled primary and secondary side full bridges, performing the PFC [via active control of $i_{\text{DAB1}}$ according to (2)] and the regulation of dc output voltage $V_{\text{dc2}}$. Therefore, they produce phase-shifted edge resonant square wave voltages $v_1$ and $v_2$ at the terminals of the HF ac-link (inductor $L$ and HF transformer), resulting in an inductor current $i_L$. Both active bridges act as ac–dc converters to their respective dc side, transforming the ac currents $i_{\text{HF1}}$ and $i_{\text{HF2}}$ into net dc currents $i_1$ and $i_2$. Filter capacitors $C_1$ and $C_2$ bypass the HF components of $i_1$ and $i_2$. The respective dc components ($i_{\text{DAB1}}$ and $i_{\text{DAB2}}$; not shown in Fig. 1) propagate to the input and the output of the DAB, and are obtained by averaging $i_1(t)$, respectively. $i_2(t)$ over the one switching period $T_s = 1/f_s$, e.g.,

$$i_{\text{DAB1}} = i_{1,\text{avg}} = \frac{1}{T_s} \int_{t_0}^{t_0 + T_s} i_1(t)dt.$$
range) is the switching frequency $f_s$, resulting in a total of four modulation parameters: $x = (\phi, \tau_1, \tau_2, f_s)$.

### C. Switching Modes and Commutation Inductance(s)

As presented in [12, Fig. 2], depending on the sequence in time of the falling and rising edges of the voltages $v_1$ and $v_2^\prime$, twelve different switching modes can be generated with the DAB shown in Fig. 1. It is shown in Section IV that only two out of the twelve possible modes are feasible for efficient ZVS operation. These two modes are further referred to as mode 1 (high power mode) and mode 2 (low power mode) and form the basis of the final modulation schemes derived in this paper. Mode 1 can be subdivided into a submode for positive power flow [i.e., mode $1^+$; Fig. 7(a)] and a similar submode for negative power flow [i.e., mode $1^-$; Fig. 7(b)], whereas mode 2 [see Fig. 7(c)] can be used for both positive and negative power flow. For the reason of clarity, below the mode equations are presented for mode $1^+$ and mode 2 only. Nevertheless, in the scope of the search toward optimal ZVS modulation schemes, the expressions for all 12 modes were derived and implemented.

It is explained in Section IV that, considering CDCB ZVS (see Section III) or EB ZVS, full-operating-range ZVS involving smooth mode transitions cannot be achieved with the traditional implementation of the DAB converter (i.e., a DAB with a transformer and optionally a series inductor $L$ in the HF ac-link). To overcome this problem, an inductance can be placed in parallel with active bridge 1 ($L_{c1}$; between nodes A and B) and/or with active bridge 2 ($L_{c2}$; between nodes Q and P), as shown in Figs. 1 and 5. These bridge-parallelled inductances, which are further referred to as commutation inductances, always have a beneficial contribution to the ZVS conditions due to the injection of a small reactive current in the respective bridge (i.e., $i_{Lc1}$ resp. $i_{Lc2}$, Fig. 6). In the following, $L_{c2}$ is implemented by the magnetizing inductance of the transformer ($L_{c2} = L_M$), avoiding the increased volume and costs. Different scenarios (i.e., using zero, one, or two commutation inductances) are discussed in Section IV-B.

14Note that the equations for mode $1^-$ are similar to those of mode $1^+$.  
15The addition of commutation inductance(s) does not necessarily lead to higher conduction losses since the freedom to optimally control $x$ under ZVS conditions becomes bigger.  
16Although only shown for mode $1^+$ and mode 2, commutation inductances $L_{c1}$ and $L_{c2}$ benefit the ZVS commutation for all 12 switching modes.
For the modulation parameter conventions shown in Fig. 6, the modulation parameter relations for achieving the mode $1^+$ and mode 2 voltage patterns (i.e., the mode boundary conditions) are

mode $1^+$:  
\[ -\tau_1 + \pi \leq \phi \leq \tau_2 \quad (6) \]

mode 2:  
\[ \tau_2 - \tau_1 \leq \phi \leq 0 \quad (7) \]

According to Fig. 5, neglecting the transformer leakage inductances $L_{c1}$ and $L_{c2}$, for each mode the dynamics of the currents $i_L(t)$, $i_{Lc1}(t)$, and $i_{Lc2}(t)$ can, respectively, be expressed as

\[ \frac{di_L(t)}{dt} = -\frac{v_L(t)}{L} \quad , \quad \frac{di_{Lc1}(t)}{dt} = \frac{v_{Lc1}(t)}{L_{c1}} \quad , \quad \text{and} \quad \frac{di_{Lc2}(t)}{dt} = \frac{v_{Lc2}(t)}{L_{c2}} \]

with $v_L(t) = v_{Lc1}(t) - v_{Lc2}(t)$. The bridge currents $i_{HF1}(t)$ and $i_{HF2}(t)$ are calculated using

\[ i_{HF1}(t) = i_L(t) + i_{Lc1}(t) \quad (8) \]

\[ i_{HF2}(t) = i'_{HF2}(t) \cdot \frac{n_1}{n_2} = \left( i_L(t) - i'_{Lc2}(t) \right) \cdot \frac{n_1}{n_2} \quad (9) \]

Solving above equations in each interval within half the switching period $T_s/2$, as defined in Fig. 6, under the assumption of steady-state operation (i.e., $i_L(t) = -i_L(t + T_s/2)$; $i_{Lc1}(t) = -i_{Lc1}(t + T_s/2)$; and $i'_{Lc2}(t) = -i'_{Lc2}(t + T_s/2)$), and evaluating the resulting systems of equations yields the expressions in Table II for the HF ac-link currents at the different switching instances $\theta_1 = \{ \alpha, \beta, \gamma, \text{and} \delta \}$, where $\theta = \omega_s t$, with $\omega_s = 2\pi f_s$, and $f_s$ the switching frequency. $V_{dc1}$ is the primary side referred dc output voltage, and $d$ the primary side referred voltage conversion ratio: $d = V'_{dc2}/V_{dc1}$. Currents $i_L$ and $i'_{L}$ can be derived from $i_{HF1}$ and $i_{HF2}$, respectively, by analyzing the conduction states\textsuperscript{18} of the switches $S_{ex}$. Applying (5), the expressions for the instantaneous DAB input current $i_{DAB1}$ for

\begin{table}[h]
\centering
\caption{HF AC-Link Currents $i_L$, $i_{Lc1}$, and $i'_{Lc2}$ for Mode $1^+$ and Mode 2}
\begin{tabular}{|c|c|c|}
\hline
Mode & $i_L$ & $i'_{Lc2}$ \\
\hline
$1^+$ & $i_L$ & $i'_{Lc2}$ \\
\hline
\end{tabular}
\end{table}

\[ i'_{DAB11} = -\frac{V_{dc2}}{2\omega_s L_\pi} \cdot \left( (\phi - \tau_2)^2 + (\phi + \tau_1)^2 - \tau_1 \tau_2 \right) + \pi \left( \pi - 2(\tau_1 + \phi) \right) \]  
\[ i'_{DAB12} = -\frac{V_{dc2}}{2\omega_s L_\pi} \cdot (\tau_2^2 - \tau_1 \tau_2 - 2\tau_2 \phi) \]  

The DAB input power $p_1(t)$ over one switching cycle $T_s$ can now be calculated with

\[ p_1(t) = i_{DAB1}(t) \cdot v_{dc1}(t). \]  

Commutation inductances $L_{c1}$ and $L_{c2}$ do not contribute to the power transfer and are therefore not present in any of the expressions for $i_{DAB1}$ and $p_1$.

\section*{III. Current-Dependent Charge-Based ZVS (CDCB ZVS)}

The zero voltage switching (ZVS) principle is explained using Figs. 8 and 9, considering the commutation of current $i_{leg11} = i_{HF1}$ from the bottom switch $S_{12}$ to the top switch $S_{11}$ of bridge leg $S_{11}$. The dc-bus voltage of the bridge, $v_{dc1}$, is 150 V for this example.

\[ i_{DAB11} = i_{leg11} \]

\[ i_{DAB12} ]

The same principle applies for commutation from the top to the bottom switch of leg $S_{11}$.

\textsuperscript{17} For $\alpha$ and $\beta$ correspond with the positive rising edge of respectively $v_L$ and $v^\prime_L$ while $\gamma$ and $\delta$ correspond with the respective positive falling edges (Fig. 6).

\textsuperscript{18} The conduction states can be found in [9], Fig. 4.
Fig. 10. (a) Top inset: representation of the HF high-voltage switches $S_{xx}$ (MOSFETs) of the DAB’s active bridges. Bottom inset: parasitic output capacitance $C_{oss}(V_{dd})$ of the used MOSFETs. (b) Charges required to achieve a voltage change of the full dc-bus voltage ($V_{dc}$) and of half the dc-bus voltage ($V_{DC}/2$) during commutation of a bridge leg (i.e., charging/discharging of the parasitic leg capacitance $C_{leg}$). The 150-V line corresponds with the example in Fig. 9.

$S_{11}$ of bridge leg $S_{11}$ ($i_{leg_{11}}$) is negative at the switching instant $t_{sw}$; Fig. 9). As shown in Fig. 10(a) (top inset), each switch \(^{20}\) $S_{xx}$ consists of a power transistor $T_{xx}$, a diode $D_{xx}$, and a nonlinear parasitic capacitance $C_{xx}$ (i.e., $C_{oss}(V_{DS})$; Fig. 10(a), bottom inset). The total parasitic leg capacitance to be considered for the commutation is highly nonlinear and can be calculated with \(C_{leg_{11}}(v_{AM}) = C_{12}(v_{DS_{S11}}) + C_{11}(v_{DS_{S11}})\) \((13)\)

\[ v_{AM}(t) = v_{DS_{S11}}(t) - \frac{v_{dc1}}{2} \] \((14)\)

\[ v_{dc1} = v_{DS_{S11}}(t) + v_{DS_{S11}}(t). \] \((15)\)

The top inset of Fig. 9 depicts the measured gate voltages of the two leg switches, while the middle inset shows the measured leg current $i_{leg_{11}}$ (= $i_{HF1}$) and the measured drain-to-source voltage $v_{DS_{S11}}$ of the bottom switch $S_{11}$. The simulation in Fig. 9 (bottom inset), performed using the same conditions as for the measurements, is a zoomed image (finer time scale) of the middle figure inset, enabling discussion of the currents (according to Fig. 8) flowing in the individual switch components ($T_{xx}$, $D_{xx}$, and $C_{xx}$).

**Quasi-lossless ZVS turn-off:** At time instant $t_1$ (see Fig. 9) the gate of switch $S_{11}$, carrying a positive drain-to-source current ($i_{DS_{S11}}(t = t_1) = -i_{T_{11}}(t = t_1) = -i_{leg_{11}}(t = t_1) > 0$), is turned OFF. After a small delay ($t_2 - t_1$), the gate threshold voltage is reached and the channel resistance $R_{DS_{S1}}$ of $S_{12}$ starts to increase rapidly. This causes the leg current $i_{leg_{11}}$ to start flowing through $C_{leg_{11}}$, (current divider network consisting of $R_{DS_{S12}}$ and $C_{leg_{11}}$), and in particular through $C_{11}$ (\(i_{C12} \approx i_{leg_{11}}\), Fig. 9 (bottom inset); $C_{12}$ is big and $C_{11}$ is small at low $v_{DS_{S12}}$, Fig. 10(a) (bottom inset)). Quasi-lossless turn-off of switch $S_{12}$ is achieved if the drain-source channel of $T_{12}$ is fully opened before $i_{leg_{11}}$ has provided enough charge to $C_{leg_{11}}$ for causing a significant rise of drain-to-source voltage $v_{DS_{S12}}$ (quasi-zero voltage turn-off of switch $S_{12}$). This can be seen in Fig. 9 where at time instant $t_1$ the gate of $S_{12}$ is completely

\(^{20}\)In this study metal-oxide-semiconductor field-effect transistors (MOSFETs) are considered.

Off while $v_{DS_{S12}}$ is still low ($C_{12}$ is bypassing $i_{leg_{11}}$, keeping $v_{DS_{S12}}$ low at turn-off).

**Quasi-lossless ZVS turn-on:** After time instant $t_2$ (see Fig. 9) a resonance occurs between $C_{leg_{11}}$ and the HF ac-link inductances during which $C_{leg_{11}}$ is charged by $i_{leg_{11}}$ ($t_2 - t_5$). Due to the resulting increase of $v_{DS_{S12}}$, the value of $C_{12}$ drops while that of $C_{11}$ rises, causing the leg current $i_{leg_{11}}$ to transfer from $C_{12}$ to $C_{11}$ [around $t_{sw}$, Fig. 9 (bottom inset)]. At $t_5$ the resonant transition completes ($v_{DS_{S2}}$ has reached the dc-bus voltage $v_{dc1}$), putting diode $D_{11}$ into conduction. Now, transistor $T_{11}$ can be turned on under (quasi) zero voltage (time instant $t_5$; anti-parallel diode is conducting). ZVS turn-on is thus achieved when the resonant transition ($t_2 - t_5$) of drain-to-source voltage $v_{DS_{S12}}$ from $\approx 0$ V to $v_{dc1}$ completes before switch $S_{12}$ is turned ON. This requires a negative leg current (i.e., into the leg) at minimum (see further).

**Procedure for verifying CDCB ZVS:** Based on above considerations a general procedure is introduced in order for a given set of input parameters ($V_{dc2}$, $v_{dc1}$, $\tau_1$, $\tau_2$, $\phi$, $L$, $L_{c1}$, $L_{c2}$, $\frac{n_1}{n_2}$ and $f_s$) to ascertain whether quasi-lossless ZVS commutation is achieved in all DAB bridges. Fig. 11 summarizes the complete procedure which relies on a current-dependent charge-based ZVS analysis.

**Step 1:** Starting from the given set of input parameters, $i_{HF1}$ and $i_{HF2}$ at the different switching instances $\theta_i = \{\alpha, \beta, \gamma, \delta\}$ are calculated using the expressions in Table II and (8)–(9).

The sign of these currents is verified, keeping in mind that for the commutation from a bottom switch to a top switch of a bridge leg, the current needs to flow into the leg (charging of $C_{leg}$) and out of the leg (discharging of $C_{leg}$) when commutation from top to bottom switching is required. By inspecting the waveforms
in Fig. 6 this yields the set of CB constraints listed in Table III (CB ZVS).

Step 2: The total charge needed to completely the commutation of a bridge leg (charging/discharging of $C_{leg}$), $Q_{comm,req}(V_{dc})$, can be subdivided into charges $Q_{A,req}(V_{dc})$ and $Q_{B,req}(V_{dc})$, each required to achieve a voltage change of half the dc-bus voltage ($V_{dc}/2$)

$$Q_{A,req}(V_{dc}) = Q_{B,req}(V_{dc}) = \frac{Q_{comm,req}(V_{dc})}{2}. \quad (16)$$

$Q_{comm,req}(V_{dc})$, $Q_{A,req}(V_{dc})$, and $Q_{B,req}(V_{dc})$ for the used MOSFETs\(^{21}\) are depicted in Fig. 10(b) which was obtained using the circuit simulator GECKOCIRCUITSTM\(^{21}\) where a nonlinear capacitor $C(\alpha)$ that is based on small-signal measurements (such as in Fig. 10(a), bottom inset) can be directly employed [23]. Note that $Q_{comm,req}, Q_{A,req}$, and $Q_{B,req}$ do not only depend on $V_{dc}$ but also slightly on the leg current. Therefore, they are derived based on an average $i_{reg,AVG}$, applying a margin (0.05 $\mu$C and 0.1 $\mu$C) for component variances and circuit imperfections

$$Q_{comm,req}(V_{dc}) = Q_{comm}(V_{dc}, i_{reg,AVG}) + 0.1 \mu C \quad (17)$$

$$Q_{A/B,req}(V_{dc}) = Q_{A/B}(V_{dc}, i_{reg,AVG}) + 0.05 \mu C. \quad (18)$$

Lossless ZVS commutation of a bridge leg occurs when the charges $Q_{A,av}$ and $Q_{B,av}$ which are available in the leg-current before (i.e., $Q_{A,av}$) and after (i.e., $Q_{B,av}$) the switching instant $\theta_i$ are higher than or equal to, respectively, $Q_{A,req}(V_{dc})$ and $Q_{B,req}(V_{dc})$. $Q_{A,av}$ and $Q_{B,av}$ are calculated using, respectively, a backward and a forward integration of the leg current, starting at $\theta_i$

$$Q_{A,av} = s^{\pm} \left[ \left( \sum_{j=1}^{n_B} \int_{\theta_i-j}^{\theta_{i-j+1}} \frac{i_{HF}}{\omega_s} \, d\theta \right) + \int_{\theta_l-i}^{\theta_0} -\frac{i_{HF}}{\omega_s} \, d\theta \right] \geq Q_{A,req} \quad (19)$$

$$Q_{B,av} = s^{\pm} \left[ \left( \sum_{j=1}^{n_F} \int_{\theta_{i-j}}^{\theta_{i-j-1}} \frac{i_{HF}}{\omega_s} \, d\theta \right) + \int_{\theta_{i+w}+\theta}^{\theta_i} +\frac{i_{HF}}{\omega_s} \, d\theta \right] \geq Q_{B,req} \quad (20)$$

with:

1. $\theta_x$ first instant prior to $\theta_x$ where $i_{HF}$ crosses zero;
2. $\theta_y$ first instant after $\theta_y$ where $i_{HF}$ crosses zero;
3. $\theta_{i-j}$ and $\theta_{i+j}$ switching instances of the three remaining bridges;
4. $n_B$ number of switching instances between $\theta_x$ and $\theta_y$;
5. $m_F$ number of switching instances between $\theta_l$ and $\theta_u$;
6. $i_{HF}$ $i_{HF1}$ for $\theta_x = \{\alpha, \gamma\}$, $i_{HF}$ $i_{HF2}$ for $\theta_l = \{\beta, \delta\}$.

These CDCB constraints need to be met at each switching instant

$$\theta_x = \{\alpha, \beta, \gamma, \delta\}, \theta_x, \theta_y, n_B,$$ and $m_F$ are calculated using the given set of input parameters.

Step 3: In order to achieve switching at the predicted moment, the switching delay $t_{sw,del} = t_{sw,del} - t_{del}$ (Fig. 9) has to be dynamically compensated in the controller. Moreover, a dynamic dead-time ($t_{dead}$) adaptation is required for each bridge leg, avoiding back commutation. At each switching instant $\theta_x, t_{sw,del}$ and $t_{dead}$ are, respectively, calculated as

$$t_{sw,del} = \frac{\theta_x - \theta_A}{\omega_s} \quad (21)$$

$$t_{dead} = \frac{\theta_B - \theta_A}{\omega_s} \quad (22)$$

where $\theta_A$ and $\theta_B$ are the instances where the backward and forward integration ([19] and [20]) of the corresponding leg current equals the charge needed to achieve a voltage change of half the dc-bus voltage ($V_{dc}/2$). $\theta_A$ and $\theta_B$ are found by, respectively, solving

$$s^{\pm} \int_{\theta_i}^{\theta_x} \frac{i_{HF}}{\omega_s} \, d\theta = Q_{A,req} \quad (23)$$

$$s^{\pm} \int_{\theta_i}^{\theta_B} \frac{i_{HF}}{\omega_s} \, d\theta = Q_{B,req} \quad (24)$$

Step 4: Finally, it is verified if $t_{sw,del}$ and $t_{dead} - t_{sw,del}$ are smaller than an upper limit, avoiding too long commutation delays. This yields a set of time-based constraints\(^{22}\)

$$t_{sw,del} \leq t_{sw,del,\text{max}} \quad (25)$$

$$t_{dead} - t_{sw,del} \leq (t_{dead} - t_{sw,del})_{\text{max}}. \quad (26)$$

The error due to the linear approximation of the HF ac-link currents is small as, due to the strong nonlinearity of the leg capacitances, the energy transfer to and from the capacitances during commutation is almost fully concentrated in time intervals $t_2-t_3$ and $t_4-t_5$ (see Fig. 9). During these intervals $v_{DS,S_{12}}$ remains quasi-constant. Therefore, the momentaneous resonant transition has a negligible influence on the linear shape of the HF ac-link currents (see Figs. 9 and 21) and the expressions in Table II are still valid. Quasi simultaneously with this study, a similar charge-based ZVS analysis for a TCM PFC rectifier has been proposed in [25], strengthening the validity.

IV. OPTIMAL MODULATION SCHEMES

For determining an optimal modulation scheme for the DAB an optimization algorithm is proposed which is based on a

\(^{21}\)The FAIRCHILD FCH76N60NF SupreMOS high voltage super-junction MOSFETs were selected for the active bridges of the final DAB converter prototype due to their excellent soft-switching performance, inter alia the nonlinear output capacitance, in combination with a low on-resistance.

\(^{22}\)A reasonable value for these limits is 500 ns (for the used MOSFETs).
increased complexity: $\ell, L, \mathcal{E}$A using the $\text{fmincon}$-π($h$). Then, it $x$($=$($kHz$ was selected to accommodate a compact converter $x$. An upper limit of $f_2$($\leq$) and $\mathcal{I}_2$($\leq$) and $n_1$/$n_2$) are varied in a top level iteration loop until full-operating-range ZVS is achieved (i.e., all $EF = 1$), and until the resulting solution is continuous (no discontinuous steps in $x_{\text{opt}}$), yielding the optimal modulation scheme.

A. Implementation of the Constrained Nonlinear Optimization

First, for each mode the constraint functions and the cost function $f_{\text{cost}}(x)$ need to be defined.

1) Constraint Functions: These can be subdivided into:

1) functions describing the relation $i_{\text{AB}1} = f(x)$; e.g. (10)–(11). These are nonlinear and can be rewritten to subject the optimizer to nonlinear equality $c_0(x) = 0$;
2) functions describing the physical limitations on $x$ (e.g., $0 \leq t_1 \leq \pi$ and $f_{\text{min}} \leq f_s \leq f_{\text{max}}$). This yields a set of lower and upper bounds so that the solution of the optimization is always in the range $t_0 \leq x \leq t_0$;
3) functions describing the mode boundaries [e.g., (6)-(7)], assuring that the resulting $x_{\text{opt}}$ for a certain mode does not result in a different mode of operation. These can be written as a set of linear inequalities, $A x \leq b$;
4) functions describing the ZVS conditions according to Section III (19)–(26) and Fig. 11. These can be written as nonlinear inequalities $c_i(x) \leq 0$.

2) Cost Function $f_{\text{cost}}(x)$: For investigations of the DAB topology, most often converter losses are chosen for $f_{\text{cost}}(x)$, and the impact of HF losses caused by current harmonics is neglected in a first design phase [12], [17]. According to [11], [12], under ZVS operation, the transistor’s conduction losses account for the biggest part (> 50%) of the total converter losses. For this reason, only the DAB MOSFET conduction losses are considered for illustrating the optimization procedure proposed in this paper (similar to [12]). These are proportional to ($I_{\text{HF}1}^2$ + $I_{\text{HF}2}^2$) as both active bridges use the same type of MOSFETs, yielding

$$f_{\text{cost}}(x) = (I_{\text{HF}1}^2 + I_{\text{HF}2}^2).$$

3) Switching Frequency Range: An upper limit of $f_{\text{max}}$ was selected to accommodate a compact converter design without causing excessive switching frequency related losses such as conduction losses due to high-frequency effects, core losses, and switching losses. Moreover, thermal limitations apply at high-switching frequencies, resulting in an increased total converter volume. $f_{\text{max}}$ was chosen to stay well below these thermal limits. The choice of $f_{\text{min}}$ is based on design considerations related to the DM EMC input filter which is designed according to [26] and [27] for compliance to CISPR 22 Class B in the frequency range of 150 kHz – 30 MHz. A two-stage DM filter with optimized damping is selected (see Fig. 2, Table IV). $f_{\text{min}} = 75$ kHz, which is doubled toward

Fig. 12. Procedure to determine an optimal modulation scheme and the optimal modulation parameters $x_{\text{opt}}$, using a constrained numerical optimization.

23The final algorithm was implemented in MATLAB using the ‘mincon’-function of the Optimization Toolbox, and verified using a Genetic Algorithm of the Global Optimization Toolbox.

24The DAB operation is assumed/recommended to be, but not limited to ZVS. Alternatively hard-switching operation could be allowed and the switching losses could be included in the cost function.
the input port of the DAB converter, is chosen so that \( 2 \cdot f_{s, \min} \) is well beyond the maximum second filter cut-off frequency, assuring enough margin to attenuate the lower HF harmonics of the input current. However, for an optimal DM filter design it might be advantageous to select \( f_{s, \min} \), higher than 75 kHz, enabling higher filter cut-off frequencies [28]. Allowing a variable switching frequency has the same effect as changing the inductance values. Therefore, investigations with other inductances are implicitly covered.

4) Circuit Level Variables: For allowing a clear comparison of the different scenarios discussed in Section IV-B, \( n_1/n_2 \) and \( L \) are taken the same for each scenario:

Transformer’s turns ratio: \( n_1/n_2 \) is determined such that \( V_{dc2, min}^{n_1} > (\delta_{ct1, max} + 10V \text{ margin}) \) is always satisfied.\(^{25}\)

Given the specifications in Table I, with \( V_{dc2, min} = 370 \text{ V} \) (minimum primary side referred output voltage) and \( \hat{v}_{ct1, max} = 358 \text{ V} \) (maximum DAB input voltage), a ratio of \( n_1/n_2 = 1 \) is chosen. Note that the valley in \( V_{dc2} \), due to the 100-Hz voltage ripple occurs 45° out of phase with \( \hat{v}_{ct1} \).

Main inductance \( L \): The maximum positive DAB input current \(^{16}L_{\text{DAB1, max}} \) is achieved at \( \tau_1 = \tau_2 = \pi; \phi = \pi/2 \); mode 1° [12], and needs to be higher than the maximum required DAB input current according to (4)

\[
\left( i_{\text{DAB1, max}} = \frac{V_{dc2, \min}}{8f_s L} \right) \geq (\max(i_{\text{DAB1, opt}}) = 24 \text{ A}) \quad (28)
\]

The upper limit of \( L \) can be calculated with (28) by setting \( f_s = f_{s, \max} = 120 \text{ kHz} \), \( V_{dc2} = V_{dc2, \min} = 370 \text{ V} \), \( n_1/n_2 = 1 \), yielding \( L_{\text{max}} = 16.06 \mu\text{H} \). A good choice is to take \( L_{\text{init}} = (0.75 ... 0.85) \cdot L_{\text{max}} \), i.e., leaving some margin to optimally modulate \( x \). The final value, \( L = 13 \mu\text{H} \), is the result of an iteration performed during the converter’s design phase.

B. Results of the Numerical Optimizations

The search toward optimal modulation parameters \( x_{\text{opt}} \) using the proposed optimization procedure (see Fig. 12) is illustrated for different scenarios concerning commutation inductances \( (L_{c1} \text{ and } L_{c2}) \) and ZVS conditions. For each scenario \( x_{\text{opt}} \) is calculated for the whole DAB operating range according to Fig. 4, applying 75 kHz \( \leq f_s \leq 120 \text{ kHz} \), \( n_1/n_2 = 1 \), and

\(^{25}\)The DAB can also be operated with other settings (e.g., allowing \( V_{dc2, min} \leq \delta_{ct1, max} \)) [12]. For the 1-S DAB ac–dc converter, operated under variable \( d \), this implies crossing of \( d = 1 \). However, in the vicinity of \( d = 1 \), CDCB ZVS is hard to obtain as the inductor volt-seconds product needed to achieve the required current crossing in interval \( \beta - \delta \) (Fig. 6b); low power mode) is too small. Low inductance values for \( L_{c1} \) and/or \( L_{c2} \) would be needed, leading to increased rms values of the HF ac-link currents.

\(^{26}\)For maximum negative current: \( \tau_1 = \tau_2 = \pi; \phi = \pi/2 \); mode 1°; this yields an equation similar to (28).

TABLE IV

<table>
<thead>
<tr>
<th>Component Values of the DM EMC Filter</th>
</tr>
</thead>
<tbody>
<tr>
<td>Stage 1</td>
</tr>
<tr>
<td>( L_{DMM} ) (\mu\text{H})</td>
</tr>
<tr>
<td>( L_{DMM1} ) (\mu\text{H})</td>
</tr>
<tr>
<td>( L_{DMM2} ) (\mu\text{H})</td>
</tr>
<tr>
<td>( C_{DMM1, e} ) (\mu\text{F})</td>
</tr>
<tr>
<td>( R_{DMM1, e} ) (\text{Ohm})</td>
</tr>
</tbody>
</table>

Fig. 13. DAB input currents \( i_{\text{DAB1, opt}} \), required to achieve \( I_{ac, \text{P, opt}} \).\(^{27}\) \( I_{ac, \text{P, nom}} \) = 16 A; \( P_{\text{F, opt}} \) = 0.999, respectively, \( I_{ac, \text{P, opt}} = 3.2 \text{ A} \), \( P_{\text{F, opt}} = 0.983 \). Here, \( V_{ac} = 230 \text{ V}_{rms} \) (nominal ac input voltage), \( \phi \). Vertical dashed lines: \( \hat{v}_{ct1} = (50 \text{ V}) ; 325.27 \text{ V} \).

\( L = 13 \mu\text{H} \) (cf. Section IV-A). Remind that the optimizer outputs \( x_{\text{opt}} \). Other quantities (graphs below) are calculated using \( x_{\text{opt}} \) in the analytical models of Section II.

I) Scenario I, no Use of Commutation Inductances (Infinite \( L_{c1} \); Infinite \( L_{c2} \)): This is the way the DAB converter is traditionally implemented: \( i_{c1}(t) = i_{c2}(t) = 0 \); \( i_{HF1}(t) = i_{HF2}(t) \) according to (8); \( i_{HF2}(t) = i_{HF1}(t) \cdot n_1/n_2 \) according to (9); no injection of additional reactive currents in the active bridges of the DAB.

1st run: Illustratively the optimization is performed a first time applying the theoretical CB ZVS constraints (see Table III).

In Fig. 14, the results for \( r_{2, \text{opt}} \) [see Fig. 14(a) and \( f_s, \text{opt} \) [see Fig. 14(b)] at an output voltage of \( V_{dc2} = 400 \text{ V} \) are given as an example. Although the CB ZVS conditions are met within the whole operating range, the CDCB ZVS conditions (see Section III) are mostly violated as indicated by the ZVS areas in Fig. 14(c). The same goes for the EB ZVS constraints given in [10] (listed in Table III, EB ZVS). In Fig. 16(a) and (b), the trajectories (solid lines) of, respectively, the modulation angles and the switching frequency are depicted which are run through during a half-cycle of the nominal ac input voltage \( V_{ac} = 230 \text{ V}_{rms} \) at the nominal input current of \( I_{ac, \text{P, opt}} \).\(^{27}\) \( I_{ac, \text{P, nom}} \) = 16 A and a power factor of \( P_{\text{F, opt}} \) = 0.999 (according to Fig. 13). Fig. 16(c) and (d) (solid lines) show \( s_{HF1}(\alpha) \) and \( s_{HF2}(\gamma) \), respectively \( s_{HF1}(\beta) \) and \( s_{HF2}(\delta) \) which clearly satisfy the CB ZVS constraints (i.e., they need to be bigger than zero). However, they are below the limit for EB ZVS (according to [10]) during the major part of the half cycle. The same goes for the commutation charges \(^{27}\) which do not reach the CDCB ZVS limit (according to equations (19), (20)), as shown in Fig. 16(e) and (f) (solid lines).

The solution for \( x_{\text{opt}} \) is similar to the one presented in [12], validating the optimization algorithm. As expected, only mode 1 (low power mode) and mode 2 (high power mode) are used [see Fig. 16(a)]. Moreover, the modulation parameter trajectories are continuous.

2nd run: A second optimization is performed using the same conditions as in the first run, with the difference that now the optimizer is subjected to the CDCB ZVS constraints proposed in this paper (see Section III). From Fig. 15, it can be seen

\(^{27}\)For convenience only \( Q_{A, \text{opt}} \) and \( Q_{B, \text{opt}} \) for commutation instances \( \theta_i \) \( \{ \alpha \) and \( \beta \) \} are shown, being the most critical for ZVS operation.
Fig. 14. Results of the numerical search for optimal modulation schemes according to scenario 1 (1st run): no use of commutation inductances ($L_{c1} = L_{c2} = \infty$). The optimizer is subjected to the CB ZVS conditions, using all possible modes. The output voltage for this example is $V_{dc2} = 400$ V.

Fig. 15. Results of the numerical search for optimal modulation schemes according to scenario 1 (2nd run): no use of commutation inductances ($L_{c1} = L_{c2} = \infty$). The optimizer is subjected to the CDCB ZVS conditions, using mode 1 and mode 2 only. The output voltage for this example is $V_{dc2} = 400$ V.

Fig. 16. AC trajectories for achieving $I_{ac,P} = I_{ac,P,\text{nom}} = 16\,\text{A}_{\text{rms}}$, and PF = 0.999, at $V_{dc2} = 400$ V (half cycle of the nominal ac input voltage $V_{ac} = 230\,\text{V}_{\text{rms}}$, according to Fig. 13). Solid lines: conditions cf. scenario 1, 1st run (all modes included). Dot dashed lines: conditions cf. scenario 1, 2nd run (all modes included).

that there are regions in the operating range (especially along the mode boundary and at low $v_{dc1}$) where the CDCB ZVS conditions cannot be met. Note that for the results in this figure, only mode 1 and mode 2 are used in the optimizer. In Fig. 16 (dot dashed lines), using all possible modes in the optimizer, these region are now covered by a very inefficient mode 3, resulting in full-operating-range CDCB ZVS [see Figs. 16(e) and (f)]. However, highly discontinuous modulation parameter trajectories and inefficient operation are obtained. It is a clear indication that it is impossible to achieve “efficient” (i.e., mode 1 and 2 only) full-operating-range CDCB ZVS with the traditional DAB (i.e., without $L_{c1}$ and $L_{c2}$).

2) Scenario 2, Primary and Secondary Side Commutation Inductances (Finite $L_{c1}$; Finite $L_{c2}$): As proposed in this paper,
the DAB is now implemented with finite $L_{c1}$ and $L_{c2}$, and the optimization (including all possible modes) is performed applying the CDCB ZVS constraints (see Section III). Equal commutation inductances are assumed, which are top-level-iterated until full-operating-range ZVS under the efficient modes 1 and 2 is achieved, yielding ($L_{c1} = L_{c2} = 62.1 \mu H$). The results for the worst case output voltage $V_{\text{dc2}} = V_{\text{dc2, min}} = 370$ V and the nominal ac input voltage $V_{\text{ac}} = 230 \, V_{\text{rms}}$ are shown in Figs. 17 (full operating range) and 18 (ac trajectories for $I_{\text{ac}, P} = I_{\text{ac}, P, \text{nom}} = 16 \, A_{\text{rms}}$; PF = 0.999; dot dashed lines, and for $I_{\text{ac}, P} = 0.2 \cdot I_{\text{ac}, P, \text{nom}} = 3.2 \, A_{\text{rms}}$; PF = 0.983; solid lines). Full-operating-range CDCB ZVS is achieved under efficient modes 1 and 2 only, while the modulation parameter trajectories are continuous. Similar results can be obtained using only one commutation inductance (i.e., finite $L_{c1}$, infinite $L_{c2}$ or infinite $L_{c1}$, finite $L_{c2}$), which however yield more unbalanced HF ac-link current values. The case with infinite $L_{c1}$, finite $L_{c2}$ for example would require $L_{c2} = 29.7 \mu H$. The optimizer is subjected to the CDCB ZVS conditions, using all possible modes and an output voltage of $V_{\text{dc2}} = V_{\text{dc2, min}} = 370$ V.

Fig. 17. Results of the numerical search for optimal modulation schemes according to scenario 2: primary and secondary side commutation inductances ($L_{c1} = L_{c2} = 62.1 \mu H$). The optimizer is subjected to the CDCB ZVS conditions, using all possible modes and an output voltage of $V_{\text{dc2}} = V_{\text{dc2, min}} = 370$ V.

Fig. 18. AC trajectories for achieving $I_{\text{ac}, P} = I_{\text{ac}, P, \text{nom}} = 16 \, A_{\text{rms}}$, PF = 0.999 (dot dashed lines), and $I_{\text{ac}, P} = 0.2 \cdot I_{\text{ac}, P, \text{nom}} = 3.2 \, A_{\text{rms}}$, PF = 0.983 (solid lines), at $V_{\text{dc2}} = V_{\text{dc2, min}} = 370$ V (half-cycle of the nominal ac input voltage $V_{\text{ac}} = 230 \, V_{\text{rms}}$; according to Fig. 13). Conditions cf. scenario 2 (all modes included). Vertical dashed line: $V_{\text{dc1}} = \{50 \, V; 150 \, V; 325.27 \, V\}$ cf. Fig. 13.
Measurements of the HF ac-link voltage and current patterns at different points of the ac-trajectories shown in Fig. 21 and briefly discussed in Section V-B1. There it is also explained how these measurements can be validated by comparing the current values at the different switching instances in Fig. 21 with the values on the trajectories shown in Fig. 18(c) and (d). Together with Fig. 18(a) and (b) this gives a clear view on how the modulation angles, the frequency, the modes, . . . , evolve during sinusoidal operation.

V. EXPERIMENTAL RESULTS

The experimental results are obtained from the DAB ac–dc hardware prototype depicted in Fig. 19, which is designed according to the specifications given in Table I. Providing detailed information about the design of each subcomponent is for the reason of clarity not within the scope of this paper. In fact, the final prototype is designed using a recursive design procedure.

The basic technical data of the system are:

1) power PCB’s: 2-layers, 105 μm copper per layer; auxiliary and other PCB’s: 4-layers, 35 μm copper per layer;
2) HF DAB switches: FCH76N60NF (SuperMOS[TM]);
3) SR switches: STY112N65M5 (PowerMESH[TM]);
4) HF caps. C2: 7 × 1.5 μF/630 V dc in parallel (MKP);
5) HF caps. C1: 6 × 2.2 μF/305 V ac/X2 in parallel (MKP);
6) LF caps. C2,mt: 3 × 390 μF/500 V dc in parallel (ELCO);
7) transformer: turns ratio 1/N97 core material, 3 × 2 planar ELP58 cores, magnetizing inductance (i.e., commutation inductance Lc2) Lc2 = Lm = 62.1 μH (using an airgap), Litz wire;
8) main inductor: L = 13 μH, N97 core material, 3 × 2 planar ELP38 cores, Litz wire;
9) commutation inductance Lc1 = 62.1 μH, N97 core material, 1 × 2 planar ELP58 cores, Litz wire;
10) DM EMC filter: see Table IV and Fig. 2;
11) CM EMC filter: out of the scope of this paper.

It should be noted that the primary side commutation inductance Lc1 was originally not included in the hardware design, but added in a later phase in order to achieve full-operating-range CDCB ZVS according to the analysis given in this paper. Although not shown in Fig. 19, during testing it was connected to the hardware with the screws that are located on the top power PCB (i.e., using the connection points of the transformer and inductor L). Also, the volume of this inductor is included in the results for the system’s power density, which are listed in Table V. As a consequence, a further design iteration with optimized ac-link would certainly yield even higher efficiencies and power densities than presented below.

A. Practical Implementation of the Controller

1) Controller Hardware: The control hardware consists of an on-board FPGA, in particular the ALTERA EP3C25E144C8N CYCLONE III, which is operated with a clock frequency of 62.5 MHz and programmed in the VHDL hardware description language. The FPGA is responsible for generating the PWM gate drive signals, for reading in the current and voltage measurement peripherals (A/D converters), and for “fast” overcurrent and overvoltage protection. Moreover, it communicates over Ethernet with an off-board PC-based real-time target (RTT) from Triphase [29]. The RTT can be programmed and operated through MATLAB/Simulink, where the controllers, the “slow” protection, the start-stop procedures, the control parameter generation, and the delay and dead-time compensation are implemented (see Section V-A2). The Real-TimeWorkshop automatic code generator translates the MATLAB/Simulink model into C-code which is compiled and executed by the RTT.

2) Controller Software: The cascaded control structure used to control the DAB input current iDAB1 in accordance to (2) is shown in Fig. 20. The dashed lines indicate which part of the controller hardware (see Section V-A1) performs each particular task. The measured quantities (index m) that are available in the FPGA as digital signals are also indicated in Fig. 20. A PI current control loop controls iDAB1 based on a reference value iDAB1,ref which is generated using a phase locked loop and calculation of (2). The set values Iac,ref, dir*, and PF* origin from an external source such as the battery management system or the vehicle power management system. For testing of the prototype system, a fixed voltage was used at the output of the DAB and the set values were manually applied. Optionally, an outer PI voltage controller can be used to control the output voltage Vdc2.

The control parameters needed for the DAB to generate the set current iDAB1.set are determined using lookup tables which are calculated for the whole converter’s operating range, as explained in Section IV. Based on [iDAB1.set; Vdc1.m; Vdc2.m], the modulation parameters xset, the delay vector tsw.del.set, and the dead time vector tdead.set are determined using linear table interpolation. tsw.del.set and tdead.set consist of respectively the switching delays tsw.del (21) and dead times tdead.min.

\[\text{Table V}
\begin{tabular}{|l|c|c|}
\hline
Prototype Power Density Values (at 3.7 kW Nominal Power) & & \\
\hline
Total system, incl. EMC filter (DM & CM), incl. C2.set = 1170 μF & 2.2 kW/liter & \\
Total system, incl. EMC filter (DM & CM), excl. C2.set = 1170 μF & 2.7 kW/liter & \\
Total system, excl. EMC filter (DM & CM), excl. C2.set = 1170 μF & 3.2 kW/liter & \\
\hline
\end{tabular}
\]

28 The use of the Triphase RTT allows flexible implementation of different control algorithms. In a next phase the functions of the RTT can be implemented on the SC25 FPGA by means of an embedded CPU [29].
(22) at the different commutation instances \( \theta_i = \{\alpha, \beta, \gamma, \text{and} \delta\} \). Finally, the modulator function calculates the frequency counter \( f_{ctr} \), and the timing and duty-cycle counters for each bridge leg: \( T_{ctr} = [T_{ctr,1}; T_{ctr,12}; T_{ctr,21}; T_{ctr,22}] \); \( D_{ctr} = [D_{ctr,11}; D_{ctr,12}; D_{ctr,21}; D_{ctr,22}] \). These, as well as the enable signals \( EN \) and the SR state \( st_{SR} \), are inputted to the FPGA PWM-generation modules.

### B. Measurements

Below, the results of a dc–dc and ac–dc characterization of the prototype system at room temperature \( (T_A = 22°C) \) are presented. Although the power supply did not allow to sink power, and therefore only positive power flow could be applied, the results for negative power flow would be similar as the DAB is completely symmetric. The conversion efficiency is evaluated...
using the Yokogawa WT3000 precision power analyzer, having a power accuracy reading of ±0.02%.

1) DC–DC Operation: A first prototype characterization is performed applying dc voltages at both the input (ac-side) and at the output (dc-side) terminals of the ac–dc converter. Fig. 21 shows the HF ac-link currents and voltages at six different points of the ac trajectories depicted in Figs. 13 and 18 (i.e., cf. scenario 2, Section IV-B2). A subfigure in Fig. 21 and its corresponding point in Fig. 13 are equally marked. For each voltage \( v_{dc1} = \{50 \text{ V}; 150 \text{ V}; 325 \text{ V}\} \) (vertical dashed lines in Figs. 13 and 18) two different points (one on the line \( I_{acP} = I_{acP,\text{nom}} = 16 \text{ A}_{\text{rms}} \) and one on the line \( I_{acP} = 0.2 \cdot I_{acP,\text{nom}} = 3.2 \text{ A}_{\text{rms}} \)) are captured. For \( v_{dc1} = 325.27 \text{ V} \), the point on the line \( I_{acP} = I_{acP,\text{nom}} = 16 \text{ A}_{\text{rms}} \) is not measured as here the power transfer would be as high as 7.4 kW. In continuous dc–dc operation this would cause an overtemperature, and therefore \( i_{DAB1} \) is limited to 18 A [Figs. 13 and 21(i)]. The values of the HF-link currents \( (i_{HF1} \text{ and } i_{HF2}) \) at the different switching instants \( \theta = \{\alpha, \beta, \gamma, \text{ and } \delta\} \) in Fig. 21 show good agreement with the calculated values in Fig. 18(c) and (d). The same goes for the modulation angles and the switching frequency, validating the CDCB ZVS analysis method and practical implementation of the strategy. Additionally CDCB ZVS operation was successfully verified by visual inspection of the waveforms, according to Section III.

Also remind that here the, for ZVS, worst case output voltage \( V_{dc2} = V_{dc2,\text{min}} = 370 \text{ V} \) is applied.

2) AC–DC Operation: For the ac–dc characterization the nominal ac input voltage \( V_{ac} = 230 \text{ V}_{\text{rms}} \) is provided to the input (ac-side) of the converter by an ac power source, while the output (dc-side) is connected to a 5.9 mF dc-bus and a load. Fig. 22 depicts the measured waveforms at different input currents and output voltages. Note that the maximum output voltage that could be applied with the measurement setup is \( V_{dc2} = 450 \text{ V} \). The system was successfully tested in the full power range (up until an output power of 3.7 kW), showing waveforms with little distortion [see Fig. 22 and Fig. 23 (bottom inset, THD)], a (true) PF close to unity [see Fig. 23 (bottom inset, PF)], and a high conversion efficiency in the whole power and output voltage range [see Fig. 23 (top inset)]. The latter is measured including and excluding auxiliary (i.e., gate drivers, fans, and control board) losses. An improved THD would be achieved by replacement of the on-board sample-based measurements circuits by Delta-Sigma measurements. Moreover, optimization of the ac-link components would yield even higher efficiencies.

3) Further Remarks on the Practical Realization: The closed-loop control of DAB converters is typically performed using lookup tables in which precalculated values for the modulation parameters (i.e., the duty-cycles, the phase-shift angle, the dead-times, and the delay compensation) are stored. However, table entries are dedicated results for one particular DAB converter. In practice, the system may be sensitive to changes of inductance values, and care should be taken when using high-performance MOSFET’s. Loss of ZVS can easily cause device destruction. The DAB inductances, however, could be considered as another dimension of the lookup table.

Due to the presence of an SR, the investigated ac–dc converter might be identified as a “quasi” single-stage converter rather than a “single-stage” converter. However, alternatively the SR can be integrated in the primary side active bridge of the
DAB by placing the SR switches $S_{1t_3}$ in antiseries with the equally indexed HF switches $S_{1x}$, yielding a real single-stage ac–dc converter [7], [10], [19], [30]. Also here, one of the SR switches of each primary side bridge leg must be continuously ON during a half-period of the sinusoidal input voltage, resulting in the exact same operation as with the quasi-single-stage implementation (i.e., with a separate SR). Nevertheless, it is advantageous to not integrate the SR switches with the DAB’s primary side bridge since in that case they have to conduct the HF components of the DAB input current $i_L(t)$. This is not the case when using a separate SR where the HF components of $i_L(t)$ are filtered by $C_1$, yielding lower overall conduction losses, while the component count remains the same.

VI. Conclusion

This paper presents a general procedure for the derivation of optimal, full-operating-range ZVS modulation schemes for DAB converters. The numerical nature of the proposed optimization algorithm allows users to freely define the cost function to be minimized. Thereby converter related losses, but also requirements concerning system volume, weight, control, EMI… can be included. Moreover, a novel CDCB ZVS verification method was introduced, taking into account the commutation charge (switch capacitances) as well as the time dependence of the commutation currents. This ZVS verification method is implemented in the optimization algorithm in the form of constraint functions, assuring quasi-zero transistor switching losses.

Although applicable for any DAB implementation (minor adjustments), the optimization procedure is demonstrated for a FBFB DAB used in a single-phase, single-stage, bidirectional and isolated ac–dc topology. In a first scenario, using the traditional DAB ac-link implementation (i.e., a transformer and optional series inductor), considering “theoretical” CB-ZVS, and minimizing with respect to inductor and transformer rms current, a similar modulation scheme as in [12] was outputted, validating the algorithm. By changing the ZVS constraints from CB to CDCB ZVS, it was shown that an efficient full-operating-range ZVS modulation scheme which involves continuous modulation parameter trajectories cannot be achieved with the traditional DAB. In a second scenario, commutation inductance(s) were added in the DAB ac-link, benefiting the ZVS conditions due to the injection of small reactive currents in the bridges. As a result, a full-operating-range CDCB ZVS scheme with continuous modulation parameter trajectories is obtained.

The practical value of the optimization procedure is demonstrated with a 3.7 kW, bidirectional, and unity power factor electric vehicle battery charger which interfaces a 400 V dc-bus with the 230 V ac, 50-Hz utility grid. The calculated modulation scheme was successfully implemented on a high-power-density prototype converter, yielding high conversion efficiencies (full load and low load; > 96% peak efficiency), a high PF, and low THD. Further optimization of the ac-link components would yield even higher efficiencies. Theresewith the single-stage DAB ac–dc converter can be considered as a valuable competitor for the 2-S ac–dc topologies. A T-type HF ac-link and/or use of the transformer’s leakage inductances are the subject of further optimization.

REFERENCES


Jordi Everts (S’09–M’13) received the M.Sc. degree (magna cum laude) from the Limburg Catholic University College (LCUC), Hasselt, Belgium, in 2007. He is currently working toward the Ph.D. degree from ESAT-ELECTA Division, University of Leuven (KU Leuven), Leuven, Belgium.

He is currently a Research Assistant at the ESAT-ELECTA division. In 2011 and 2012, he was a Visiting Researcher at the Power Electronic Systems Laboratory (PES), Swiss Federal Institute of Technology (ETH) Zürich, Zürich, Switzerland. From 2009 until 2013, he held a Ph.D. fellowship from the Institute for the Promotion of Innovation through Science and Technology in Flanders (IWT-Vlaanderen). His research interests include the analysis, design, control, and optimization of high-frequency power converters.

Florian Krismer (S’05–M’12) received the M.Sc. degree from the University of Technology Vienna, Vienna, Austria, in 2004, and the Ph.D. degree from the Power Electronic Systems Laboratory (PES), Swiss Federal Institute of Technology (ETH) Zürich, Switzerland, in 2011.

He is currently a Postdoctoral Fellow at PES, ETH Zürich. His research interests include the analysis, design, and optimization of high-current and high-frequency power converters.

Jeroen Van den Keybus received the M.Sc. degree in microelectronics and the Ph.D. degree in electrical engineering from the University of Leuven (KU Leuven), Leuven, Belgium, in 1998 and 2003, respectively. His Ph.D. dealt with power conversion applications for low-voltage distribution grids in a deregulated market.

From 2003 until 2006, he was a Postdoctoral Fellow at KU Leuven. He is a co-founder and CTO of/at Triphase, a KU Leuven Spin-off company (founded in 2006) that offers solutions for rapid product development in power electronics.

Johan Driesen (S’94–M’96–SM’12) received the M.Sc. and Ph.D. degrees from the University of Leuven (KU Leuven), Leuven, Belgium, in 1996 and 2000, respectively.

He is currently a Professor at KU Leuven and teaches power electronics and drives. In 2000–2001, he was a Visiting Researcher in the Imperial College of Science, Technology and Medicine, London, U.K. In 2002, he was with the University of California, Berkeley, CA, USA. His research interests include distributed generation, including renewable energy systems, power electronics and its applications, for instance in drives and power quality.

Johann W. Kolar (S’89–M’91–SM’04–F’10) received the M.Sc. and Ph.D. degrees (summa cum laude/promotio sub auspiciis praesidentis rei publicae) from the University of Technology Vienna, Vienna, Austria.

He is currently a Full Professor of power electronics at the Swiss Federal Institute of Technology (ETH) Zürich, Zürich, Switzerland, and the Chair of the ETH Power Electronic Systems Laboratory. He has proposed numerous novel converter topologies and modulation/control concepts, e.g., the VIENNA rectifier, the Swiss rectifier, and the three-phase ac–ac sparse matrix converter.

In this context, he has published more than 550 scientific papers and has filed more than 110 patents. His current research interests include ac–ac and ac–dc converter topologies with low effects on the mains, solid-state transformers for smart microgrids, ultra-compact and ultra-efficient converter modules employing latest power semiconductor technology (SiC and GaN), power supply on chip systems, multidomain/scale modeling/simulation and multiobjective optimization, pulsed power, and ultra-high speed and bearingless motors.

Dr. Kolar has received numerous Best Paper Awards of IEEE Transactions and IEEE Conferences and initiated and/or is the founder/co-founder of four ETH Spin-off companies. He is a member of the Steering Committees of several leading international conferences in the field and serves as an Associate Editor of the IEEE TRANSACTIONS ON POWER ELECTRONICS, the Journal of Power Electronics of the Korean Institute of Power Electronics and as an Editorial Advisory Board Member of the IEEE Transactions on Electrical and Electronic Engineering.