InP photonic circuits using generic integration


Published in:
Photonics Research

DOI:
10.1364/PRJ.3.000B60

Published: 01/01/2015

Document Version
Publisher’s PDF, also known as Version of Record (includes final page, issue and volume numbers)

Please check the document version of this publication:
• A submitted manuscript is the author’s version of the article upon submission and before peer-review. There can be important differences between the submitted version and the official published version of record. People interested in the research are advised to contact the author for the final version of the publication, or visit the DOI to the publisher's website.
• The final author version and the galley proof are versions of the publication after peer review.
• The final published version features the final layout of the paper including the volume, issue and page numbers.

Link to publication

Citation for published version (APA):

General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.
• Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
• You may not further distribute the material or use it for any profit-making activity or commercial gain
• You may freely distribute the URL identifying the publication in the public portal?

Take down policy
If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.

Download date: 09. Jan. 2019
InP photonic circuits using generic integration [Invited]


COBRA Research Institute, Eindhoven University of Technology, P.O. Box 513, Eindhoven 5600MB, The Netherlands

Received May 18, 2015; revised July 7, 2015; accepted July 16, 2015; posted July 23, 2015 (Doc. ID 241319); published August 28, 2015

InP integrated photonics has become a critical enabler for modern telecommunications, and is poised to revolutionize data communications, precision metrology, spectrometry, and imaging. The possibility to integrate high-performance amplifiers, lasers, modulators, and detectors in combination with interferometers within one chip is enabling game-changing performance advances, energy savings, and cost reductions. Generic integration accelerates progress through the separation of applications from a common technology development. In this paper, we review the current status in InP integrated photonics and the efforts to integrate the next generation of high-performance functionality on a common substrate using the generic methodology.

1. INTRODUCTION

InP-based quaternary alloys have played an enabling role in the critically important 1.1–1.6 μm spectral window for fiber-optic systems. InGaAsP and InGaAlAs quaternary alloys specifically have allowed considerable flexibility in terms of the range of engineered bandgaps and refractive indices that can be achieved on high-quality, low-defect-density InP substrates. The ability to include a wide range of optical waveguide devices with different direct bandgaps on the same substrate has led to a powerful class of InP integrated photonic circuits with both passive components such as optical splitters, filters, multiplexers, and combiners and active components such as optical amplifiers, lasers, modulators, and detectors.

Integrated circuit technology improves circuit-level performance by removing assembly complexity and variability. As the technology matures, increasing numbers of component-level interconnections are made at the wafer scale. This enables sustained increases in the functionality, performance, and reliability of circuits, while reducing their size, power, and cost [1]. As technology matures, integrated circuit products outperform equivalent combinations of discrete components at the functional level. Digital coherent transceivers are a striking example [2]. Such complexity was impractical until integration technologies enabled a new class of 100 + Gb/s communications products and technologies. New concepts for cost-effective, high-connectivity optical packet switching circuits are similarly inconceivable without extensive integration [3].

Performance advances have been enabled through sustained technology developments for InP-based epitaxial and fabrication processes as well as device design innovations. Killer defect densities have been driven down to levels comparable with silicon CMOS in the early 1990s [4] with Infinera reporting random killer defect densities in the range of 0.5 to 1.25 cm⁻² and functional yields as high as 70% for 440-element circuits [5]. Improvements in reliability are becoming a key advantage for InP integrated photonics technology as performance yield is determined increasingly by packaging and assembly. Strict design methodologies and tightly controlled processes have been essential. Vertically integrated corporations such as Infinera [4] and open-access platforms such as JePPiX [6] have adopted a methodology for InP-based photonic integrated circuits (PICs) that is similar to the CMOS electronic integrated circuits approach: designers are given a fixed tool set so that fabs can deliver manufacturable, cost-effective devices. For an open-access platform, this takes the form of a fab-specific process design kit (PDK) [7,8].

In this paper, we review the recent progress in InP integrated photonic circuits exploiting generic methodologies. In Section 2 we highlight the current status of the powerful generic InP integration platform, which already enables laser- and amplifier-based integrated circuits in the same chip. In Section 3 we address the new component innovations that are expected to feed into future platform releases. In Section 4, we highlight longer-term research that enables further miniaturization using our InP membrane on silicon (IMOS) platform. In Section 5 we address opportunities for future platform convergence with silicon electronics and low-loss dielectric-waveguide technologies.

2. GENERIC INTEGRATION PLATFORM

The power of the InP generic integration platform derives from the innate single-chip integration of lasers, modulators, amplifiers, and detectors [6]. Originally the generic integration methodology was conceived as an academic concept in the ePIXnet network of excellence to enable many photonics applications to leverage the same efforts in technology development. This methodology has been transferred to the industry through the EuroPIC and Paradigm projects [9]. More than 250 custom chips have now been produced at Oclaro, Fraunhofer...
HHI, and Smart Photonics using JePPIX Open Access brokering.

Powerful PDKs embedded in commercial software tools are enabling this ramp-up in the number of realized circuits. The PDKs provide designers with sufficient information to create their circuits, and the simulation tools are increasingly coupled to the fab-specific performance for the industry-produced chips. The libraries are hierarchically built on the concept of basic building blocks [6]. The most basic elements in the circuit include phase modulators, amplifiers, and gratings. Combinations of these can be used to create composite building blocks such as lasers, interferometric modulators, and multiplexers. The range of building blocks continues to expand, and Table 1 provides an overview of the capability offered by JePPIX today [8,10].

High-performance active devices are the unique selling point for InP integrated photonics: optical amplifiers can operate with tens of milliwatts; single frequency, pulsed, and tunable lasers are readily integrated; detectors and modulators operate with bandwidths from DC – 40 GHz. The performance of passive components is also increasing to enable tighter specification. In this section we review a number of highlights from the most promising application sectors exploiting this approach.

Advanced de/modulation techniques are set to increase in sophistication with innovations in integration. Powerful new optical techniques may be able to perform certain signal processing tasks more efficiently in the optical domain [11]. A recent circuit for optical demodulation of 40 Gb/s differential phase-shift keyed signals has been proposed, implemented, and assessed. The circuit consists of a one-bit-delay interferometer and a semiconductor optical amplifier (SOA) where the constructive and destructive interferometer outputs counterpropagate in a gain saturated amplifier to create a reshaping effect. A net improvement in the signal-to-noise ratio is observed when the circuit is fed with a noisy input signal.

Fiber-to-the-home consumer services are expected to drive higher and higher line-rates. This becomes feasible with multiwavelength transmitters. The example circuit for central office implementation is shown in Fig. 1. This is realized by integrating an array of eight distributed Bragg reflector (DBR) lasers with an array of four Mach–Zehnder modulators.

An arrayed waveguide grating is used to multiplex the optical channels into a common optical output waveguide [12]. The four continuous wave pilot tones are used for remotely modulated upstream data, and the locally modulated channels enable the downstream link. Operating powers of +4 dBm are achieved into the fiber with a data rate of 12.5 Gb/s per transmission channel.

Spectroscopic imaging techniques used in the biosciences and materials analysis are set to benefit from precision control of picosecond and femtosecond optical pulse sources. Integrated pulse sources have so far been plagued by waveguide dispersion, and it has proved very challenging to create high-quality symmetry pulses. This has motivated techniques to electronically program the chirp characteristics of photonic pulse sources on chip. Figure 2 shows one such chip, which has been realized and demonstrated for highly chirped optical pulses [13]. The device integrates a 20-channel arrayed waveguide grating with 20 phase modulators and 20 SOAs on a single chip with area 6 mm × 6 mm. Asymmetric pulses with durations of 3.0 ps (6.6 ps) at the 3 dB (6 dB) widths are compressed to create more symmetric pulses with optical pulsewidths of 2.2 ps (2.9 ps), respectively. This offers compatibility with innovative new picosecond pulse sources that are being devised on the same generic platform [14–17]. Record bandwidths are now also being achieved using

### Table 1. Generic Integrated Photonics: Current Capability for InP Open Access Technology [10]

<table>
<thead>
<tr>
<th>Building Block</th>
<th>Fraunhofer</th>
<th>Oclaro</th>
<th>Smart</th>
</tr>
</thead>
<tbody>
<tr>
<td>Waveguide (strong and weak)</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Transition elements (active/passive and strong/weak)</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Waveguide crossing</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Electrical isolation</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Curved waveguides</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Metal waveguides and lines over optical guides</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Spot size converter</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Current-based phase shifter</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Thermo-optic phase shifter</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Voltage-based phase modulator</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>PIN photodiode</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Balanced PIN photodiode</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Couplers and splitters</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Optical amplifiers</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Tunable Bragg gratings</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
</tbody>
</table>

*2–3 dB for low-loss guides*

*Enabler for PIC design*

*Complex optical functions*

*High-density integration*

*High-density integration*

*High-density integration*

*For low-loss fiber coupling*

*Low-energy tuning*

*Circuit control*

*High-speed data*

*High-speed data*

*Interferometry*

*Critical enabler for lasers*

*Advanced lasers*
ring-resonator-based mode-locked lasers on such a platform [18]. The same combination of building blocks may also be used to create widely tunable lasers at 1.7 μm [19]. An appropriate choice of the first epitaxial wafer combined with the same process technology enables a broad range of laser designs operating with a range in emission wavelengths.

Structural health monitoring systems using distributed fiber sensors can exploit precision wavelength metering in sophisticated photonic readouts. Integration technology is enabling cost-effective, stable interferometry for such applications. A picometer precision wavelength meter has been implemented through the use of a 1 × 8 arrayed waveguide grating in combination with an array of photodetectors [19]. The free spectral range is designed to be 50 nm, but a resolution of several orders of magnitude below the channel spacing is achieved through a simultaneous analysis of more than one channel. The sensitivity of the system is tested by using the passband roll-off of two adjacent arrayed waveguide channels. In the demonstration experiments, a laser wavelength discretely tuned in steps of 5 pm in the range between two passband peaks shows that wavelength steps of a few pm can be clearly distinguished with a measured standard deviation of 0.8 pm.

Data center networks are anticipated to require packet-compliant switch fabrics with high capacity and scalable connectivity. The first, to the best of our knowledge, monolithically integrated InGaAsP/InP active–passive 8 × 8 cross connect able to route arbitrary combinations of wavelengths to fiber connections has been fabricated using the generic process technology [3]. This is shown in Fig. 3. The selection functionalities in the space and wavelength domains are implemented simultaneously on a single chip using a circuit comprising SOA gates, splitters, and cyclic wavelength routers. Eight broadband inputs connect to an array of eight 1 × 8 broadband space selection switches. Wavelength domain selection is subsequently performed with an array of eight 8 × 8 gated cyclic routers. The on-chip fan-outs and fan-ins are implemented to wire up the 136 SOA gates and eight cyclic routers within a chip area of 14.6 mm × 6.7 mm. The circuit has been demonstrated for 160 Gb/s wavelength multiplexed throughputs under automated packet routing control [20]. Combinations of Mach–Zehnder interferometers and SOA gates have also been implemented to explore energy-efficient data routing [21] using generic circuits produced on multiproject wafer runs. While these achievements are impressive in their own right, there is continued pressure to enhance circuit-level complexity and performance. This is met through sustained component-level innovation. In Section 3 we highlight research activities that may become available as new basic and composite building blocks for future platform releases.

3. PHOTONIC DEVICE RESEARCH

Innovations in circuit performance become feasible through ruggedized building blocks that are able to interconnect without adversely affecting each other. A clear focus on reducing loss and parasitic interaction is critical to performance enhancement. Here we review advances in key components for reducing loss, imperfections, parasitic reflections, and leakage. We address the enhancement of circuit-level functions for splitters, polarization devices, microbends, and de/multiplexers.

A. Ultra-Low Reflection Splitters

The parasitic reflections at interfaces between components and waveguides can occur due to abrupt changes in optical cross-sectional areas leading to a detrimental effect on circuit-level performance. This is particularly true for multimode interference (MMI) devices, which are commonly used to image one or more inputs to one or more output waveguides for splitting and filtering functions. In splitters, the abrupt transitions have lead to backreflected powers of order −10 to −15 dB, and this can be a cause of gain ripple in amplifiers and mode instabilities in many important classes of lasers. Recent work has reduced parasitic reflection to below −35 dB by optimizing the waveguide geometry [22]. In the example shown in Fig. 4, all sidewalls of the multimode section of the 1 × 2 optical power splitter have been reduced to only those essential for the imaging. The access waveguides are defined through an engineered tapering of the deep-etch trench at the left input and right output waveguides. The
interfaces between the single and multimode regions are optimized through tapered features to minimize reflection and loss at each of the interfaces.

B. Fabrication-Tolerant Polarization Converters

Controlling the polarization within integrated circuits ameliorates the effect of variations in the input state of polarization. Sufficient levels of control enable the exploitation of polarization states to double communications capacity. Integrated polarization devices proposed to date have suffered from tight fabrication tolerances. This arises from two main effects: first, the difficulty in maintaining the polarization angle of the modes close enough to the optimal 45° condition, and, second, the ability to control the beat length between the TE and TM modes (waveguide birefringence). The integrated polarization rotator is shown in Fig. 5. The electromagnetic boundary conditions rotate the polarization of the modes. For the correct length of slanted guide, an input TE mode equally excites the two rotated orthogonal modes at the output [23]. The precise length determines the power splitting. In common with many other designs, this is dependent on waveguide critical dimension variability between the designed waveguide width and the produced waveguide width. This can be of order 100 nm for today’s InP process flows.

Recently a double-section polarization converter structure has been proposed and validated, and has been able to control for critical dimension variation. The two-section polarization converter concept consists of two right trapezoidal sections with the wet-etched angled sidewalls to cancel the dominant source of variability [23–25]. The measured conversion efficiency of the one-section converters is higher than 96% in the C band, but the critical dimension needs to be controlled to within ±60 nm of the design value. The two-section polarization converter gives an efficiency of polarization conversion above 99% over the C band, and, importantly, the critical dimension variability is relaxed to ±130 nm. The loss of the one-section converters is below 0.5 dB, and the loss of the two-section converters is about 0.6 dB.

C. Microbends

Curved waveguides offer the most flexible waveguide routing with an arbitrary change in angle and modest excess loss [26].

Strong ridge waveguides enable low-loss bends of the order of hundreds of micrometers, but stronger, deep-etched waveguides with air or polymer sidewall claddings are needed to enable smaller radii of curvature. Designers strive to pack increasing numbers of components and functions into one InP chip, but as the radius is reduced, careful attention needs to be paid to mode matching between components, straight waveguides, and curved waveguides. Critical dimension control, sidewall angle, polarization rotation, and loss all become important.

Recently, whispering gallery regime microbends have been proposed to meet the critical dimension variation requirements and achieve low-loss routing in microbends. Figure 6 shows a recently fabricated 20 μm radius microbend. The structure has been implemented with a deeper than usual etch depth and is used across a large scale of 16 × 16 switching matrices [27]. Here the critical design dimensions are relaxed by using a multimode waveguide in the bend structure. The optical mode hugs the outer radius as it propagates around the bend, while the inner radius is within the caustic radius and has minimum impact on the optical field. The critical offsetting dimensions between the input, output, and bent waveguides are defined in one mask layer, providing a fabrication-tolerant design. Simulations show that bend radii of down to even a few micrometers may be feasible. Microbend waveguide width variations of 100 nm lead to loss variations of only 0.01 dB in the whispering gallery regime [28]. Losses of only 0.2 dB/180° have been estimated from fabricated circuits and simulations alike [27,28]. By controlling the sidewall verticality, polarization conversion of down to −25 dB/180° is predicted [28]. Circuit-level assessments show no measurable performance degradation through polarization rotation [27].

D. Ultra-Low-Loss Waveguides

Losses in InP photonic waveguides are dominated by scattering loss and absorption. As process control improves, the p-doped cladding becomes the most important contribution to loss through inter-valence band absorption. The n-type absorption is less significant and can be modeled by accounting for scattering introduced through electron–phonon and electron-ionized impurity interaction [29]. Low p-doped epitaxy has been assessed with loss-sensitive ring resonators.
as shown in Fig. 7. Resonators with 80 mm long spiral delay lines are out-coupled via an imbalanced MMI coupler. The spiral loss is greatly reduced by using low p-doped, shallowly etched waveguides with millimeter bending radii. The measured propagation loss is only 0.3 dB/cm for the wavelength range from 1450 to 1650 nm. The ridge waveguide has a cross-sectional area of 2.5 μm × 0.6 μm and a bend radius of 1 mm. Equivalent waveguides with p-doped contact layers showed losses of order 2.0 dB/cm, highlighting an important route to circuit-level loss reductions.

E. De/Multiplexers
The arrayed waveguide grating has become a critical enabler in modern wavelength multiplexed communications. Extensive work in the miniaturization and passband spectral shaping has already been performed, but until recently, a number of key metrics have proved challenging to optimize. There has been a stark choice between fast, imprecise design tools and accurate but numerically intensive beam propagation solvers. A new analytical model has now been devised that calculates and uses realistic 1D mode field profiles to more accurately simulate the star coupler response [30]. This enables accurate de/multiplexer models to be created for circuit simulators. The inclusion of a MMI device model at the inputs also enables the accurate simulation of passband flattened arrayed waveguide gratings. The passband is calculated for each mode, and so the calculation time scales linearly with the number of input modes. An analytical simulation takes 4.6 s to simulate 2000 points and three modes, while a beam propagation method simulation takes 8.5 h for 200 points.

The transmission losses for the arrayed waveguide gratings are known to depend directly on the width of the gaps between the arrayed waveguides. This ultimately is limited by the critical dimension size achievable in the waveguide lithography. The requirement for precision gaps over a wide field of view mandates the use of deep UV lithography, and this brings with it the added potential advantages of reduced edge roughness for reduced waveguide loss and enhanced reproducibility for center wavelength reproducibility. Figure 8 shows a scanning electron microscope image for a recently fabricated arrayed waveguide grating. The 100 nm gaps between the 1.5 μm wide deep-etch waveguide gratings enable a loss of 1.0 dB. This compares favorably with the 3.0 dB losses that are typically achievable for InP arrayed waveguide gratings fabricated with gaps of 500 nm.

F. Intra-Chip Cavities
On-chip broadband reflectors provide an important opportunity for creating lasers, cavities, and interferometers within the chip while avoiding wavelength selectivity or precision facet placement. This provides mask-defined precision for cavity lengths and a controllable reflectivity that is not determined by facet-cleaving and facet-coating steps. A new class of MMI couplers has been designed and demonstrated to act as on-chip mirrors. Partial out-coupling has been demonstrated as a two-port device with transmission and reflection, along with compact mirrors with full reflection in a one-port structure [31]. Measurements show losses as low as 0.4 dB for one-port devices and as low as 1.4 dB for two-port devices for the first prototypes. Recently the concept has been implemented to create the integrated, facet-free Michelson interferometer shown in Fig. 9 [32]. These have also been implemented in on-chip interferometers and precision cavities for mode-locked lasers [16] and provide the precision required for a new generation of precision-controlled coupled-cavity lasers [33].

Pressure to improve energy efficiency and reduce chip real estate motivates higher-density photonic components. Numbers of components have increased from tens of devices in the 1990s to hundreds of devices per chip in the last five years [7], and most recently 1700 components for the latest wavelength multiplexed transmitter chips [34]. This now drives a step change in component-level miniaturization.

4. NANO-PHOTONIC INTEGRATION
Smaller components require higher optical confinement than is realistically achievable in substrate-based photonic integration. Therefore a new class of circuits based on membrane technology is emerging. A range of heterogeneous implementations has been proposed. The mostly widely studied
approaches focus on the coupling of InP gain regions to silicon-on-insulator waveguide technology, and these are discussed elsewhere in this Special Issue. In this section, we focus on the IMOS technique, which enables all the photonic devices to be implemented within the same monolithic InP integrated photonic membrane, without any critical optical couplings or dependencies on other separately produced photonic wafers. Active and passive components are integrated within a single InP photonic membrane without introducing assembly level performance variability or assembly level dependencies. We review recent innovations in this IMOS technology.

A. Microrings
High-optical-confinement waveguides enable some of the smallest components for photonic processing. Microrings are of particular interest in the creation of high-\(Q\) resonators, but here there is a need to resolve precision features in directional couplers as shown in Fig. 10. Appropriately prepared e-beam lithography resists are enabling step changes in pattern definition accuracy [35]. Importantly, this also enables a reduction in sidewall roughness. The methods have so far been studied for InP membrane devices, where the optical waveguide cross sections are 400 nm × 250 nm. Straight waveguide losses had previously ranged from 10 to 15 dB/cm, but the optimizations with higher precision photoresists have now enabled sidewall roughness reduction and loss reduction to a best case value of 3.3 dB/cm [35], approaching the values currently quoted for foundry-sourced, undoped 500 nm × 210 nm silicon-on-insulator waveguides [36].

B. Optical Modulators
Enhanced modulation efficiency is achieved by enhancing the optical overlap with the phase modulated active layer. Industry-produced InP modulators already achieve modulation efficiencies of down to 3.5 V\(\mu\)m [8]. Further improvements are feasible with the very high optical overlap achieved in substrate-removed devices: values as low as 0.6 V\(\mu\)m have now been reported under push–pull drive [37,38]. Such substrate-removal techniques also open the way to low electronic parasitics. Longer devices have enabled bandwidth demonstrations to 67 GHz.

Photonic membrane devices are typically less than 1 \(\mu\)m in thickness, and a key challenge for efficient ultra-high-confinement optoelectronic components is the creation of low resistance electrodes with low optical loss. Ag/Ge-based ohmic contacts have been developed for n-type InP with both low contact resistances and relatively low optical losses. A specific contact resistance as low as 1.5 x 10\(^6\) \(\Omega\)cm\(^2\) is achieved by optimizing the Ge layer thickness and annealing conditions [39]. The use of Ge as the first deposited layer results in a low optical absorption loss in the telecommunication wavelength range. Compared to Au-based contacts, the Ag-based metallization also shows a considerably reduced spiking effect in the direction of the active layer after annealing. A factor of 5 reduction of the propagation loss compared to the conventional Au/Ge/Ni contact is experimentally demonstrated. Further optimizations are anticipated with lower optical loss, lower optical resistance contacting techniques.

C. Membrane Lasers
The first electrically pumped IMOS laser has recently been demonstrated using an SOA integrated within a passive ring cavity and MMI out-coupler, all within one InP membrane [40]. The amplifier design consists of two vertically stacked waveguiding layers: a 250 nm thick, Q1.58 active layer vertically coupled with a 300 nm passive layer. The n-contact layers are 100 nm thick and are formed by an \(n^+\)-doped Q1.25 quaternary layer and an \(n^+\)-doped InP layer, which are sandwiched between the active and passive waveguiding layers. The p-contact layers consist of a \(p^+\)-doped InP cladding layer, a p-contact region formed by quaternary spacer layers, and highly \(p^+\)-doped InGaAs. The entire layer stack is bonded to a SiO\(_2\)/Si carrier wafer using BCB as the bonding material.

Figure 11 shows the completed laser. The width and length of the amplifier section are 700 nm and 300 \(\mu\)m, respectively. The optical power is coupled between the active amplifier and passive circuit elements with a short 10 \(\mu\)m length taper. The total ring cavity length is 2 mm, and the laser output is coupled through a 2 × 2 MMI coupler with a 50/50 power splitting ratio. Light is coupled from the passive waveguides to optical fiber with a diffraction grating coupler. The SOA diode characteristic shows a 15 \(\Omega\) forward series resistance and only 20 nA dark current at ~3 V reverse bias. The pulsed light-current characteristics of the laser indicate a threshold current of 200 mA with a peak fiber-coupled power of >100 \(\mu\)W. Further optimizations of the cavity,
contacts, and out-coupler gratings may be expected to increase the efficiency and power.

D. Surface Gratings

Optical connections to high-confinement membrane technologies require considerable mode-size adaptations, motivating research into surface grating techniques that match the high-confinement nano-wires to a mode size that matches, for example, 9 μm fiber cores. Surface gratings have typically suffered from the optical properties of the underlying layers, introducing unnecessary sensitivity to variations in the fabrication process flow. We have recently demonstrated a metal grating coupler compatible with the membrane photonic approach. This consists of a buried metal grating and a metal mirror that is insensitive to the underlying substrate. In contrast to dielectric gratings, simulations predict strongly reduced parasitic leakage of light to the substrate and performance that is independent of the optical buffer thickness. A nonapodized design has been proposed with a theoretical fiber-to-chip coupling efficiency at 1.55 μm of up to 73%, and apodized designs are expected to show 80% coupling efficiencies, with 3 dB bandwidth of 61 and 78 nm, respectively [41].

Figure 12 shows an SEM cross section through the metal grating [42], highlighting the InP membrane waveguide structure and the grating that is implemented with patterned SiO₂ and Ag overlay. The grating is designed to couple light with a wavelength of 1.55 μm to a single-mode fiber (SMF) with 9 μm core diameter. The grating has a periodicity of 635 nm, a 50% filling factor, and depth of 125 nm in the SiO₂ layer. The InP waveguiding layer has a thickness of 300 nm and a footprint of 16 μm × 25 μm in the metal grating area. The grating coupler is connected to a 400 nm wide waveguide via an adiabatic taper with a length of 250 μm. Recent experimental data show a 3 dB bandwidth of 61 nm and chip-to-fiber coupling efficiency of 54% for the nonapodized couplers.

5. OUTLOOK

InP integrated photonics has offered premium solutions for telecommunications infrastructure, but it is increasingly clear that the technology is poised to impact a much broader range of market segments. Many of the circuit techniques and components are readily reconfigured to enable high-performance photonic solutions in sensing, imaging, and high-speed signal analysis. Integrating the wide range of photonic functions is now robustly demonstrated. Further innovation is now anticipated to reduce assembly complexity and to simplify design and test.

PICs commonly require combination with interposers, electronics, and other integrated optical and micro-optical systems. Further integration is required at a number of levels from hybrid schemes for system in package integration through to the semiconductor technology level heterogeneous integration. We distinguish as follows:

- Hybrid approaches combine the processed chips in a package and/or on an interposer.
- Heterogeneous approaches combine different materials on a single substrate during the process.

The term heterogeneous integration therefore spans from the use of InP active areas that may power silicon photonics to the full platform capability targeted here within the IMOS platform. The IMOS approach offers compelling advantages, with the full PIC being created in one monolithic crystal. The membrane waveguide concept provides ultra-high confinement for circuit-level miniaturization, and a wafer-scale processing methodology that is poised to enable simpler chip level connections.

Photonic–electronic convergence is a logical next step for the IMOS platform: thin III-V photonic membrane layers could just as easily be placed on top of silicon electronic wafers as on the Si/SiO₂ wafers currently in use. Figure 13 shows the concept for an InP integrated photonic membrane containing lasers, modulators, detectors, and a range of other passive waveguiding devices.

Convergence of InP with dielectric-waveguide technologies [43] offers a compelling new hybrid integration platform as well with potential advantages in relation to single-material monolithic approaches. It adds the versatility of optical devices such as lasers, high-speed modulators, amplifiers, or photodiodes on InP to the low propagation loss of the low-confinement waveguides in (for example) TriPleX technology. The platform allows for high-density and high-port-count coupling between both material platforms, and the low-loss optical fiber matched spot-size converters in TriPleX [44,45]. An example implementation is shown schematically in Fig. 14, with fiber-optic connections from the left connecting to an InP PIC on the right via a TriPleX optical interposer.

Scaling laws for InP integrated photonics are similar to other thin-film fabrication technologies such as CMOS electronics or silicon photonics [8], so with increased wafer size

![Fig. 12. Cross section through a membrane metallic grating [42].](image1)

![Fig. 13. Photonic membrane layer on top of silicon electronics, simplifying electronic photonic connection and assembly technology at the wafer scale.](image2)
and fab throughput, the square millimeter price is expected to decrease strongly. This has been the driving force behind the photonic foundry model initiative [46]. As square millimeter costs are strongly dependent on the total volume, fab customers share the fixed production costs, enabling economies of scale across market segments. This sharing of technology costs across many application fields reduces costs even for small users. The development of advanced PDKs and design libraries will play an increasing role in reducing design and test complexity as well.

Integrated photonic technologies in combination with high-performance electronics, innovative connection technologies, and economies of scale have the potential to make game-changing performance advances. Disruptive products and economies of scale have the potential to make
game-changing performance advances. Disruptive products and economies of scale have the potential to make

Acknowledgment

The authors acknowledge the EC FP7 project Paradigm, the Dutch Memphis project, and the many partners within the projects who have played such an important part in developing the generic integration methodology. Many of the circuits reported in this work have been supplied via the JePPIX platform, and a number of circuits have also been produced by researchers at COBRA.

REFERENCES