A Light-load-Efficient 11/1 Switched-Capacitor DC-DC Converter with 94.7% Efficiency while Delivering 100mW at 3.3V

Meyvaert, H; Villar Pique, G.; Karadi, R.; Bergveld, H.J.; Steyaert, M.

Published in:

DOI:
10.1109/ISSCC.2015.7063074

Published: 01/01/2015

Document Version
Publisher’s PDF, also known as Version of Record (includes final page, issue and volume numbers)

Please check the document version of this publication:

- A submitted manuscript is the author's version of the article upon submission and before peer-review. There can be important differences between the submitted version and the official published version of record. People interested in the research are advised to contact the author for the final version of the publication, or visit the DOI to the publisher's website.
- The final author version and the galley proof are versions of the publication after peer review.
- The final published version features the final layout of the paper including the volume, issue and page numbers.

Link to publication

Citation for published version (APA):

General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal?

Take down policy
If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.

Download date: 15. Oct. 2018
20.1 A Light-Load-Efficient 11/1 Switched-Capacitor DC-DC Converter with 94.7% Efficiency While Delivering 100mW at 3.3V

Hans Meyvaert1, Gerard Villar Piqué2, Ravi Karadi3, Henk Jan Bergveld2, Michiel Steyaert1

1KU Leuven, Leuven, Belgium, 2NXP Semiconductors, Eindhoven, The Netherlands

Getting from the mains to a few volts for power electronic circuits requires a very large voltage conversion ratio since the rectified US and EU mains have DC levels of 169V and 325V, respectively. Primary converters, such as flyback converters, use the winding ratio of the isolation transformer to achieve large step-down ratios and generate bus voltages of about 12V. The higher the bus voltage, the higher the efficiency of the primary converter can be and the lower the bus impedance loss. This motivates the investigation of highly efficient DC-DC converters with high voltage conversion ratios (VCRs) to use as secondary converters in AC-DC applications.

Inductive buck converters typically perform high-ratio voltage step-down. Recently, however, their switched-capacitor (SC) counterparts have been evolving in this direction [1,2]. Despite widespread usage of inductive converters for this application, SC converters have a key advantage of 50% duty cycle operation and their VCR is mainly set by the SC topology. In contrast, inductive buck converters depend on very low duty cycles for high step-down ratios. This is an issue as higher switching frequencies are desirable to allow for smaller inductors. SC topologies generally require a larger number of external components than inductive converters, but still compare favorably in terms of area due to efficient component utilization [1,3]. Among SC DC-DC converters, a 3-phase approach [3] requires fewer flying capacitors for a given VCR than regular 2-phase SC converters [4]. This comes at the cost of reduced efficiency due to less optimal component utilization as each phase only lasts 33% of the period, compared 50% in 2-phase operation, leading to larger switches. This paper demonstrates a 2-phase 11/1 SC converter, with the minimum required number of 5 flying capacitors [4], that provides an output voltage, \( V_o \), of 3.3V from an input in the range of 37.4V to 39V. A hysteretic controller ensures stable operation from 0mW up to 140mW under full load step transients and line regulation in the complete input voltage range. For an output power \( P_o > 20\% \) of \( P_{max} \), the system attains an efficiency above 91%, with a peak of 95.5% for a 70mW load from a 37.42V input. In addition of having fewer capacitors than [1], the VCR is higher than [1] and [2]. Next to the 11/1 SC topology, a Multiple-Input Multiple-Output (MIMO) auxiliary rail generator is proposed as a uniform technique to efficiently generate a number of auxiliary supply rails, necessary to reliably generate power switch driving signals.

The targeted combination of high efficiency, high VCR, and high input voltage in a small volume SC converter motivates integration of the power switches, control logic and auxiliary circuits, while keeping the flying capacitors external. This enables larger capacitance with lower parasitics compared to integrated capacitors. Figure 20.1.1 shows the 11/1 SC topology consisting of only 5 flying capacitors and 16 switches. Switch blocking voltages range from \( V_{LV1} \) to \( V_{LV6} \), and switch source potentials may be different during each phase, making the design of correct and reliable switch drivers complex. However, converter topologies with high regularity and less complex drivers, such as the ladder converter from Fig. 20.1.2, require many more capacitors for the same VCR. The converter IC is implemented in a 0.14μm SOI CMOS technology using 3.3V devices as well as 20V lateral DMOS devices with a 3.3V gate oxide. Because the \( pR_{DS} \) of a cascade of two 3.3V devices is lower than that of a DMOS, S15 consists of two 3.3V devices which achieve the required blocking voltage of \( V_{LV} \). Although S2 and S3 only need to block \( V_L \), they are implemented with a DMOS for reliability, as drain and source terminals experience large potential variations during phase transitions. When the source potential of a switch corresponds to a flying capacitor terminal, it changes with phase and its corresponding driver must also be able to adapt accordingly. For S7-12-14, the required drive swing remains limited to \( V_{LV} \), but S2 requires a 3-state drive signal with a swing of \( V_{LV} \) peak-to-peak, leading to a more complex driver needing multiple auxiliary supply rails.

The capacitor bias voltages \( V_{bias} \) and charge multipliers \( q_{bias} \) are given in Fig. 20.1.1. Even though capacitors C1 and C5, both having higher bias voltages, transfer less charge per cycle than C2-C4, identical 10μF/25V/0603 ceramic capacitors have been chosen for all 5 flying capacitors. Selecting a larger than necessary capacitance, compensates for the capacitance reduction that is typical with ceramic capacitors under DC bias.

Translating control signals from the 0-\( V_L \) range into functional power switch drive signals, confirms the need for many auxiliary supply rails: 2.7V, and 10V, as illustrated in Fig. 20.1.1. A unified approach is preferred over individual auxiliary rail converters, as in [3] and [5], since the required number of auxiliary rails is much higher in this converter. Moreover, stacking control voltage domains in series leads to a substantial charge recycling benefit. Figure 20.1.2 shows the MIMO auxiliary rail generator, generating all integer multiples of \( V_L \). The 11/1 ladder converter, consisting of 2 fragments in opposite phase to reduce noise on the intermediate rails, is fully integrated in an area of 0.77mm². This backbone of auxiliary supply rails allows control signals to be transmitted to any level with capacitive level shifters, providing a uniform technique to construct drive signals, regardless of complexity.

The hysteretic control, also shown in Fig. 20.1.2, offers excellent load transient response and fast pulse frequency modulation (PFM), as the switching frequency can instantly jump to any value between 0-100kHz, with a 5ps comparator sampling period resolution. Consequently, \( V_L \) overshoot does not occur with a load step from high to low, as demonstrated by Fig. 20.1.3. Alternatively, a full load step from low to high without \( V_L \) droop is observed. A 200kHz comparator clock signal as well as the fixed 1MHz clock signal for the auxiliary rail generator are both provided externally. To improve light-load efficiency, PFM is also applied in the ladder converter by gating the 1MHz ladder clock with a 4.2μs window, synchronized to the PFM main converter.

Figure 20.1.4 demonstrates the PFM response to line variations while \( P_L = 100mW \). Both a line variation from an example primary AC-DC converter, as well as a 1.6V line step with a dc-level of 38.2V are illustrated. In the AC-DC case, the DC-DC converter operates at 94.3% efficiency.

The excellent efficiency of the converter with large VCR is experimentally verified in Fig. 20.1.5. The 11/1 SC DC-DC is stable at 0mA and delivers up to 140mW to a 3.3V output, with less than 5% noise, from an input within the 37.4V to 39V range. Due to extensive PFM, both in the main converter as well as in the auxiliary rail generator, quiescent current remains below 20μA in all conditions. Consequently, converter efficiency reaches 60% at a load current of 363μA (1.2mW) and surpasses 80% at 4mW. For the largest part of the load range (> 20% \( P_{bias} \)), efficiencies above 91% are obtained, with a peak of 95.5%. Voltages have been measured without Kelvin contacts.

The presented results are enabled by the proposed 50%-duty-cycle SC topology, which uses only 5 external 0603 ceramic flying capacitors, and by the fully integrated MIMO auxiliary rail generator concept. The hysteretic control allows full load-step transient response without any undershoot or overshoot, with a single 22μF/0603 output buffer. In addition, good line regulation with a realistic input from an example AC-DC conversion stage is shown. Figure 20.1.6 compares this work to state-of-the-art converters with similar \( V_L \), \( V_{bias} \), and \( P_{bias} \) specifications. This work achieves higher efficiency than existing solutions, over a broader load range (2.8%-100%) and in a smaller and lighter form factor. Figure 20.1.7 shows the chip micrograph measuring 4.53mm².

References:
Figure 20.1.1: Transistor-level converter implementation, showing auxiliary supply rails per driver. Specifics on the capacitors and switches are given, as well as a topology illustration per phase.

Figure 20.1.2: Block level system view, with details of the MIMO ladder auxiliary-rail-generator topology and its PFM synchronization to the main converter.

Figure 20.1.3: Load transient response of full load steps, while \( V_i = 37.42 \) V. The switching frequency changes instantly, allowing neither overshoot or undershoot to occur.

Figure 20.1.4: Line regulation response, while supplied by an example primary AC-DC converter as well as a 1.6V step-wise line variation.

Figure 20.1.5: Efficiency versus load power for multiple input voltages, each corresponding to a theoretical maximum efficiency setting of 97% for \( V_i = 37.42 \) V down to 93% for an input voltage of 39.03 V.

Figure 20.1.6: Performance summary and comparison.
Figure 20.1.7: Chip micrograph with a total area of 4.53mm².