

3D test: no longer a bottleneck!

Citation for published version (APA):

Marinissen, E. J. (2019). 3D test: no longer a bottleneck! *3DInCites: The First Decade*, 1(1), 21-26 + 60.

Document status and date:

Published: 08/03/2019

Document Version:

Publisher's PDF, also known as Version of Record (includes final page, issue and volume numbers)

Please check the document version of this publication:

- A submitted manuscript is the version of the article upon submission and before peer-review. There can be important differences between the submitted version and the official published version of record. People interested in the research are advised to contact the author for the final version of the publication, or visit the DOI to the publisher's website.
- The final author version and the galley proof are versions of the publication after peer review.
- The final published version features the final layout of the paper including the volume, issue and page numbers.

[Link to publication](#)

General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal.

If the publication is distributed under the terms of Article 25fa of the Dutch Copyright Act, indicated by the "Taverne" license above, please follow below link for the End User Agreement:

www.tue.nl/taverne

Take down policy

If you believe that this document breaches copyright please contact us at:

openaccess@tue.nl

providing details and we will investigate your claim.



EST. 2009
3DInCites™

The First Decade



Page 27 The Past, Present and Future of 3D Integration

Page 36 Ten Years of Invent, Innovate, Implement

Page 62 The First Decade in Pictures

CONTENTS

27

The Past, Present, and Future of 3D Integration

In this special section, industry experts talk about pivotal moments and future expectations for 3D and heterogeneous integration.

27

3D InCites Turns 10: A Brief Analysis of the 3D Journey

Yann Guillou, Trymax

28

3D Powered: From Image Sensors to Edge Computing

Paul Werbaneth, Nor-Cal Products, Inc.

29

3D Integration's Thousand Mile Journey

Amy Leong, FormFactor

29

3D Enables More than Moore

Paul Lindner, Executive Technology Director, EV Group

30

A Shift in Value from Single to Multi-die ICs

Herb Reiter, eda2asic

31

Eliminating the Memory Wall

Jan Vardaman, TechSearch International, Inc.

32

From 3D Pioneers to 3D Robots

Dr. Phil Garrou, IFTLE, Microelectronics Consultants of North America

32

Thank 2.5D Interposers for the Success of 3D ICs

Mark Scannell, CEA-Leti

34

Heterogeneous Integration Calls for Increased Materials Reliability

Dr. Andy C. Mackie, PhD, Indium Corporation

34

Extending Moore's Law through Advanced Packaging

Carl McMahon, Genmark Automation

36

ON THE COVER:

10 Years of Invent, Innovate, Implement

Françoise von Trapp returns to EV Group for her fourth visit and reminisces about the past 10 years.

8

FEATURES

Hybrid Bonding: From Concept to Commercialization

An interview with Xperi's Gil Fountain

12

Advanced Packaging: An IFTLE Historical Perspective

By Dr. Phil Garrou, Microelectronics Consultants of NC

16

Why Today's Advanced Packages Need Better Inspection

By Françoise von Trapp

19

Diversification of Markets Calls for Hybrid Metrology with Multi-Sensor Technology

An interview with Thomas Fries, FRT- The Art of Metrology

21

3D Test - No Longer a Bottleneck!

By Eric Jan Marinissen, imec

43

Advanced Heterogeneous Packaging Solutions for High-Performance Computing

By Ron Huemoeller, Mike Kelly, Curtis Zwenger, Dave Hiner, and George Scott, Amkor Technology, Inc.



CONTENTS CONTINUED

45

CoolCube™: Much more than a True 3DVLSI Alternative to Scaling

By Jean-Eric Michalette, CEA-Leti

53

Addressing the Challenges of Surface Preparation for Advanced Wafer Level Packaging

Q&A featuring Anil Vijayendran, Veeco Instruments

55

Reliable Process Control Solutions for the Growing Power Device Market

By Dr. Dario Alliata, Unity-SC

57

3D NAND: Where Haste You So?

By Andrew Walker, Schiltron, Corp.

62

The First Decade in Pictures

3D InCites has always been about the people in our industry. Here is a collection of photos from throughout the years.

STAFF

**Françoise von Trapp,
Editor-in-Chief**

Francoise@3DInCites.com
Ph: 978.340.0773

**Martijn Pierik, Publisher
Martijn@3DInCites.com**

Ph: 602.366.5599

**Danielle Friedman,
Director of Operations**

Danielle@3DInCites.com
Ph: 602.443.0030

Phil Garrou, Contributing Editor

PhilGarrou@att.net

Herb Reiter, Contributing Editor

Herb@eda2asic.com

Creative/Production/Online

Rose Rover,

Production Manager

Taylor Lineberger,

Lead Designer

Juan Pence,

Lead Web Designer/Developer

Ale Moreno,

Web Developer

Technical Advisory Board

Sitaram R. Arkalgud, Ph.D.,

Xperi Corporation, USA

Rozalia Beica,

DowDupont, USA

Pascal Couderc,

3D PLUS, France

Yann Guillou,

Trymax Semiconductor,
Netherlands

Dr. Phil Garrou,

Microelectronic Consultants
of NC, USA

Erik Jan Marinissen,

Principal Scientist at IMEC, Belgium

Peter Ramm,

Fraunhofer EMFT, Germany

Herb Reiter,

eda2asic Consulting, USA

Mark Scannell,

Leti, France

Dr. Maaïke M. Visser Taklo,

Disruptive Technologies, Norway

E. Jan Vardaman,

TechSearch International, Inc.

Paul Werbaneth,

Nor-Cal Products, Inc.

M. Juergen Wolf,

Fraunhofer IZM-ASSID, Germany

Visit us at www.3DInCites.com

Subscribe to our e-newsletter,
3D InCites In Review: <https://www.3dincites.com/subscribe-newsletter/>

3D InCites: The First Decade was
published by:

3D InCites, LLC
45 West Jackson St. Suite 700
Phoenix, AZ, 85003
Ph: 602.443.0030

Copyright ©2019 by 3D InCites,
LLC. All rights reserved. Printed in
the US.

3D Test: No Longer a Bottleneck!

By Erik Jan Marinissen – imec, Leuven (Belgium)

When I joined imec in October 2008 to work on test and design-for-test (DfT) of 3D-stacked integrated circuits (ICs), there were only a few test folks active in that emerging field. Consequently, misconceptions about 3D test were omnipresent. In the November 18, 2008 issue of Semiconductor International, Alexander Braun wrote: “At a symposium yesterday on 3-D integration, leading expert Philip Garrou detailed the rise of the technology as well as the challenges facing it, including test, yield, and design. (...) Test, again, will be a significant problem. Memory can be stacked as known good die, because the memory chips can be tested, but years from now, as different functions are pulled apart to stack them, there is no clear way to test them because they do not form a complete circuit. This will hold up things like the full partitioning of chips.”¹ 3D InCites’ tenth anniversary is a good occasion to report on the state of 3D testing and publicly declare that it’s no longer a bottleneck for 3D integration.

Structural Modular Test

‘Test’ is an overloaded term. While some people might think of design verification (on a simulation model) or design validation (on the real chip), this article is restricted to electrical testing for manufacturing defects, typically in a high-volume setting. At this stage of product development, we assume chip designs are correct. Chip manufacturing processes are defect prone as they consist of large numbers of high-precision steps. Unavoidably things go wrong every now and then, leading to spot defects such as shorts and opens.

For a large chip manufactured using advanced technology, the die yield might be 80%, while customers typically tolerate defective chips in quantities of no more than 100 defective parts per million (dppm). Consequently, a test needs to be a very effective filter for defective chips. Because every transistor or interconnect segment on a chip can suffer from defects, each chip

needs to be tested, and hence the test needs to be very efficient; taking no more than a few seconds per chip in a fully automated process.

During test, stimuli are fed into the chip and corresponding responses on the chip outputs are compared to expected responses to determine ‘pass’ or ‘fail’. Automatic test pattern generation (ATPG) tools, available from all major EDA suppliers, try to cover as many potential fault locations as possible with a minimum of test patterns to reduce test time and associated cost.

ATPG tools do not utilize application knowledge of the device-under-test (DUT), but instead base themselves on the DUT’s structure: the gate-level netlist with interconnected library-cell instances (AND, OR, flip-flop, etc.). The resulting test patterns have no relation with the mission-mode (‘functional’) operation of the chip, but check if these cells are

present, operational, and correctly interconnected. We refer to this as a structural test (as opposed to a functional test).

For a structural test, testing a single die that only implements a partial function of a multi-die stack is no problem at all. This modular approach to test development and execution has become common practice in the industry.

Today’s core-based system-on-chips (SOCs) are routinely tested in a modular fashion: core-by-core, sequentially, or at the same time.² For 3D integrated circuits (3D ICs), for which the various stacked dies might be designed and/or manufactured by different parties, modular testing (here: die-by-die) makes even more sense. The benefits include:






Figure 1a: Example test flow for $n=3$: maximal 11 die tests and 5 interconnect tests. Figure 1b: Equations for $t(n)$ as function of the number of dies in the stack n . Figure 1c: Number of test $t(n)$, for increasing number of stacked dies n . Figure 1d: Number of alternative test flows $f(n)$, for increasing number of stacked dies n .



- Targeted test pattern generation, tailored to the circuit type (e.g., logic or memory) and function, preferably by the team also responsible for the design
- Freedom to (re-)schedule the various die tests if manufacturing yields so require (test engineers like to put tests that are more likely to fail early in their test suite, to reduce the per-die average test time by applying 'abort-on-fail')
- Re-use of tests in case design modules are reused
- First-order fault diagnosis and yield attribution (because: if the test for a particular module fails, that module most likely contains the root cause)

Test Flow Optimization

A major difference between testing 2D and 3D ICs is the potential complexity of the test flow. At which moments in the manufacturing flow do we execute a test for what stack component? Conventional 2D chips typically have two test moments: first while still in their wafer (wafer test, a.k.a. e-sort), to avoid package costs for defective dies, and then again after assembly and packaging (final test), to guarantee the outgoing product quality toward the customer. 3D ICs have many more test moments, tests, and hence test flows. For an n -die stack, we have prior to stack assembly n possible test moments during which we can execute a pre-bond test on a die. After every stack assembly operation, we have a new test moment, in which each die and interconnect layer in the stack built up so far can be tested. We refer to these test moments as mid-bond tests (for partial stacks) and post-bond tests (for complete stacks). There are $\sum_{i=2}^n (i)$ die tests and $\sum_{i=2}^n (i-1)$ interconnect tests possible during these test moments. After packaging, the final test can contain n -die tests and $(n-1)$ interconnect tests. In total, an n -die stack has $2n$ test moments during which a grand total of $2n-1 + \sum_{i=2}^n (i)$ die tests and $n-1 + \sum_{i=2}^n (i-1)$ interconnect tests might occur. In practice, there might be no physical test access during certain test moments, which

reduces the number of feasible tests. A test flow consists of an execution decision (yes/no) for each test at each feasible test moment. If a die stack has a total of $t(n)$ tests, this allows for $f(n) = 2^{t(n)}$ alternative test flows. Note: this definition of $f(n)$ does not account for alternative test schedules due to reordering of tests at a particular test moment.

Figure 1(a) illustrates the test flows for a relatively simple stack with only three dies, resulting in 16 tests (11 die + 5 interconnect tests), and therefore a total of $2^{16} = 65,536$ alternative test flows.

In practice, some test moments might not permit probe access, and this reduces the number of feasible tests and test flows. For example, for imec's FC-FOWLP test chip consisting of seven dies, from the theoretical 68 tests only 33 tests are practically feasible; which still implies a whopping $2^{33} \approx 8.6 \times 10^9$ alternative test flows.

Figure 1(b) shows the generic equations for $t(n)$ as function of the number of stacked dies n . Figures 1(c) and 1(d) depict $t(n)$ respectively

$f(n)$ as function of the number n of stacked dies.³

The large numbers of alternative test flows necessitate computer support. The 3D-COSTAR software tool, developed by TU Delft and imec, makes a cost analysis of a user-specified manufacturing and test flow.⁴ The tool considers costs proper to design, as well as five manufacturing operations:

1. Wafer processing
2. Stack assembly
3. Test
4. Packaging
5. Logistics

These operations are considered not perfect and are modeled with an associated yield in percent. For test, 'yield' is defined as 100% minus the test escape rate (in dppm). 3D-COSTAR calculates the lump-sum costs per operation, where all costs are attributed to those stacks that pass the entire flow and are shipped to the customer. The tool can analyze the effect of varying

FORMFACTOR™

Essential test and measurement technologies for Advanced Packaging and more...

From the analytical lab to the production fab.
Learn more at www.formfactor.com




Figure 2: 'Vortex-2' test system in imec's Fab-2, based on FormFactor's CM300 probe station (a), has been used for probing large-array 40µm-pitch µbumps with advanced probe cards. FormFactor's Pyramid® RBI probe cards (b) left small probe marks on ø25µm Cu µbumps (c), and Technoprobe's TPEG™ T40 probe cards (d) left barely visible probe marks on ø15µm Cu/Ni/Sn µbumps (e).

an arbitrary number of parameters (in lock-step) along one or two independent axes, as variations of a user-defined base case. The output of the analyses is an estimation of product quality (defective chips that nevertheless pass the test, in dppm) and the cost per shipped stack, sub-divided over the subsequent manufacturing operations.

Test Access

The main challenges of 3D testing are related to test access: delivering test stimuli to where they can detect the presence of a defect, and the test responses in the opposite direction. Test access comprises two components: external test access, i.e., from the test equipment to the chip I/Os and back, and internal test access, i.e., from the chip inputs to the actual on-die defect location and back to the chip outputs.

With external test access, several challenges and their solutions related to probing on 'naked' (= not-yet-packaged) dies or die stacks are described below. Internal test access is handled by on-chip DfT hardware. The conventional ('2D') DfT has been extended with 3D-specific features, and those are described at the end of this article.

Probing Challenges and Solutions

For most product scenarios, realistic yields require a combination of pre-bond, mid-bond, and post-bond testing. This prevents manufacturing defects from being discovered too late in the stack-assembly flow thus requiring the entire stack to be scrapped, including perhaps other (defect-free) dies. Whereas test access contact for final test is made through a test socket, the pre-, mid-, and post-bond tests all depend on probe technology. For multi-die stacks, the following probing challenges have been identified and resolved in collaboration with our partners.⁵

Probing on large tape frames.

Stack-assembly flows for multi-die stacks frequently use tape frames as a temporary carrier: for diced wafers, for aggressively thinned-down wafers, for pick-n-placed dies and die stacks, etc.⁶ Out of necessity, a tape frame is larger than the wafer it holds; for a ø300mm wafer, the outer dimension of the frame is ø400mm.⁷

Imec worked with Cascade Microtech (now FormFactor) to specify and implement adaptations to the CM300 probe station, so that ø300mm wafers on a large tape

frame can be loaded manually.⁶ The Tokyo Electron WDF™-12DP probe stations even have an automatic loader for such large tape frames.⁸

Probing ultra-thin wafers on a flexible tape.

Wafer thinning is commonly performed on dies used in multi-die stacks: from 780µm down to ~200µm to fit the stacked dies into a standard-height package cavity or, when TSVs are employed, even thinner to expose the TSVs at the wafer back-side (at imec: 50µm). Stretched UV-curable dicing tape, laminated over a tape frame, is commonly used as a temporary carrier to prevent ultra-thin wafers from sagging and curling.

The forces exercised by probe needles should be sufficiently high to guarantee an acceptable low contact resistance between each probe tip and its corresponding probe pad. However, when we do this on an ultra-thin and flexible wafer atop flexible dicing tape, we should avoid probe forces that cause permanent or even temporary stress-induced electrical or mechanical effects and damage.

At imec, we have done numerous experiments with probe cards that require different probe forces: conventional cantilever, FormFactor's



Pyramid® and Pyramid® RBI (Rocking Beam Interposer) MEMS-type probe cards, and Technoprobe's ARIANNE™ and TPEG™ probe cards. We recommend a low-force probe card in this situation.

Probing large arrays of fine-pitch micro-bumps.

The interconnect between stacked dies consists of large arrays (>1,000) of Cu and Sn micro-bumps at ultra-fine pitch: 40µm. Imec has developed a unique test system to characterize probe cards that claim to be capable of probing such micro-bump arrays. It consists of a FormFactor CM300 probe station with hard-docking National Instruments test head with 1,216 parametric tester channels.⁹

Imec has in-house manufactured test wafers with only micro-bumps (>10 million micro-bumps at 40µm pitch on a ø300mm wafer) in various metallurgies. This set-up has been successfully used to characterize advanced micro-bump probe cards which imec co-developed with leading suppliers: FormFactor's Pyramid® RBI and Technoprobe's TPEG™ T40.^{10, 11}

Probing singulated dies and die stacks on a flexible tape.

The challenge is that the probe targets might have translated or rotated from their original wafer-map position, such that blind index stepping by the probe station is no longer possible. This happens when probing on diced wafers or diced stacks on dicing tape, due to the flex-n-stretch forces of the dicing tape).

Another application is pick-and-place of die-to-die stacks on a carrier substrate, as the pick-and-place tool might be insufficiently accurate for subsequent probing.⁸ Together with our partner FormFactor, we have developed and successfully demonstrated software that determines the individual misalignment per die or die stack at the start of the wafer probe session and then compensates for it while probing.⁸

Originally deemed impossible when we started to work on this topic in 2011, today imec is probing 40µm-pitch micro-bump arrays on a rou-

tine basis. Recently, we reported on a case study where all probing challenges described above and their proposed solutions, were applied in a combined fashion.⁵

3D-Design-for-Test Architecture

For transportation of stimuli and responses within the die (stack), we need on-chip DfT. Conventional 2D-DfT includes internal scan chains, test data compression to handle large dies, core-test wrappers around embedded cores and other design units that will be tested as stand-alone units, and built-in self-test hardware for embedded memories. The term '3D-DfT' refers to on-chip DfT features that are explicitly added to handle 3D ICs.

A 3D-DfT architecture should support a per-die modular test approach and therefore requires wrappers at die level, such that the various dies and their inter-die interconnects can be tested independently from each other. Whereas conventional 2D core wrappers (as specified by IEEE Std 1500¹²) have one test input and one test output port, a 3D-DfT die wrapper should support multiple test ports.

A die has its test data to and from the test equipment enter and exit via its primary test port. In case one or multiple other dies are stacked directly on this die, it will also have a corresponding number of secondary test ports, which each serve as a plug for the primary test ports of one of these stacked dies. In this way, test stimuli can enter the stack through the primary test port of the base die, be transported up in the stack, possibly through other dies, to reach the destination die where they execute their defect detection work; likewise, test responses need to be transported from the DUT through other dies in the stack down to the external stack I/Os.

Imec defined and patented a 3D-DfT architecture that meets these requirements, initially for single-tower logic-on-logic die stacks (Figure 3). With Cadence Design Systems we developed EDA tool flows for DfT insertion and test generation; and we designed, manufactured (partly at GlobalFoundries,

partly at imec), and tested successfully a demonstrator IC containing the proposed 3D-DfT.^{13, 14}

The EDA tool flows were made available as a rapid adoption kit (RAK) to Cadence customers, used for several TSMC test chips, and released as TSMC Reference Flow for CoWoS and 3D-IC. We extended the basic architecture with provisions for memory-on-logic stacks; logic dies to be complex SOCs with a hierarchical design and test approach, containing embedded IP cores and test data compression; for multi-tower stacks to support at-speed test of the inter-die interconnects; and to create realistic test conditions by controlling the switching activity of dies and cores neighboring to the current module-under-test.^{15, 16, 17, 18}

3D-DfT Standardized: IEEE Std P1838

To guarantee interoperability of the 3D-DfT architecture across the various dies in a stack, especially if these dies are designed by different teams or companies, a standardization effort was needed. This was done under the umbrella of IEEE Standards Association, as other DfT standards reside there as well.

In 2011, I founded a standardization working group under IEEE sequence number P1838. Standardization is intrinsically a slow process, but after eight years, the draft standard is finally nearing completion. At the end of 2018, the ballot group has been formed and in 2019 the actual ballot will take place, hopefully leading to an approved standard still in the same year. IEEE Std P1838 standardizes per-die 3D-DfT features, such that if compliant dies are brought together in a die stack, a basic minimum of cooperative test access is guaranteed to work across the stack.¹⁹

IEEE Std P1838 consists of three main components: a die wrapper register (DWR), a serial control mechanism (SCM), and a flexible parallel port (FPP). DWR and SCM are 3D extensions of existing standards IEEE Std 1500 and IEEE Std 1149.1, respectively. The FPP, a novel feature of P1838, is an optional, scalable multi-bit ('parallel')




Figure 3: 'Vesuvius-3D' two-die stack containing a 3D-DfT demonstrator¹⁴ (a), overview of the IEEE Std P1838 3D-DfT architecture (b), and detail view of P1838's serial control mechanism on a single die with two secondary ports (c)¹⁹.

test access mechanism that offers higher bandwidth compared to the one-bit ('serial') mandatory part of P1838.²⁰

Conclusion

DfT and test engineers know the limits of their work. Our industry is not making chips because the test community has developed a fancy test solution for them; customers would not care. They are interested in more performance, more storage capacity, and higher bandwidth, benefits which can be achieved with 3D ICs. But, on the other hand, our industry cannot put high

volumes of products with wonderful new performance/storage/bandwidth features on the market, if these products are not individually tested for defects. Customers do not accept that.

The mere fact that the test community started working on 3D ICs was a clear sign that release of actual 3D products was imminent. With the solutions described in this article, most of the test challenges related to 3D ICs have been addressed, such that we can conclude that 'test' is no longer a bottleneck for market introduction of 3D ICs. The test community has

delivered, adequately and, while the first products are hitting the market, just on time!

If you want to read more about 3D (test) challenges and solutions: they are described in detail in the book "Design, Test, and Thermal Management", edited by Paul D. Franzon (NCSU), Erik Jan Marinissen (imec), and Muhannad S. Bakir (Georgia Institute of Technology).

This book is Volume 4 in the well-known book series "Handbook of 3D Integration", published by Wiley-VCH and available from March 2019 onward.

WDF™ 12DP+

300mm wafer dicing frame prober

www.tel.com



Features

- Fully automatic dicing frame and standard wafer handling
- Change Over KIT to easily switch between 300mm and 200mm
- "N-Shot" alignment for high accuracy, parallelism probing for diced wafer
- Improved system cleanliness and ESD*
- TEL standard prober application software "PSAS"

Applications

- Post dicing test for KGD*, RMA*
- Advanced package test capability (WLP, FOWLP, panel level package)
- Test for thin wafer, multiple PCB, strip frames on dicing frames

*ESD: Electro Static Discharge
 *KGD: Known Good Die
 *RMA: Return Merchandise Authorization

TEL is a registered trademark or trademark of Tokyo Electron Limited in Japan and/or other countries.



About the Author



Erik Jan Marinissen is principal scientist at imec in Leuven, Belgium, the world-leading independent R&D center in nanoelectronics technology. His research on IC test and design-for-test covers topics as diverse as 3D-stacked ICs, CMOS below 10nm, silicon photonics, and STT-MRAMs. Marinissen is also visiting researcher at Eindhoven University of Technology in the Netherlands. Previously, Marinissen worked at NXP Semiconductors and Philips Research in Eindhoven, Nijmegen, and Sunnyvale.

Marinissen is (co-)author of 250+ journal and conference papers (h-index: 43) and (co-)inventor of 18 patent families. He has received numerous awards for his work and is very involved in IEEE conferences and standards. Among them, he served as editor-in-chief of IEEE Std 1500 and as founder/chair (currently vice-chair) of the IEEE Std P1838 Working Group on 3D-SIC test access.

Acknowledgments

I thank many colleagues and partners for their fruitful cooperation: Alkis Hatzipoulos, Leonidas Katselas (Aristotle Univ. of Thessaloniki), Teresa McLaurin (Arm), Vivek Chickermane, Brion Keller, Christos Papamiletis (Cadence Design Systems), Tobias Burgherr (FHNW), Eric Hill, Jörg Kiesewetter, Ken Smith (FormFactor), Sandeep Bhatia (Google), Pieter Bex, Eric Beyne, Bart De Wachter, Ferenc Fodor, Mario Konijnenburg, Arnita Podpod, Michele Stucchi (imec), Yu Li, Ming Shao (KU Leuven), Chun-Chuan Chi (NTHU), Adam Cron (Synopsys),

Daniele Acconcia, Raffaele Valauri (Technoprobe), Paul Mooney, Eric Pradel, Yoichi Shimizu (Tokyo Electron), Sandeep K. Goel (TSMC), Sergej Deutsch (TU Braunschweig), Said Hamdioui, Motta Taouil, Jouke Verbree (TU Delft), Hailong Jiao (TU Eindhoven), Konstantin Shibin (TU Tallinn), and Michael Wahl (Univ. Siegen).

Part of this work was performed in the project ESiP, 'Efficient Silicon Multi-Chip System-in-Package Integration – Reliability, Failure Analysis and Test', funded by the ENIAC Joint Undertaking (<http://www.eniac.eu>). This project was winner of the ENIAC Innovation Award 2013. Part of this work was performed in the project SEA4KET, 'Semiconductor Equipment Assessment for Key-Enabling Technologies' (<http://www.sea4ket.eu>), sub-project 3DIMS, 3D Integrated Measurement System, which received funding from the European Union's Seventh Programme for research, technological development, and demonstration under grant agreement No. IST-611332.

Awards Related to This Work

Erik Jan Marinissen received the Meritorious Service Award from the Test Technology Technical Council of IEEE Computer Society "for significant services as Program Chair of the IEEE International Workshop on Testing Three-Dimensional Stacked ICs (3D-TEST) since 2010".

Mottaqiallah Taouil, Said Hamdioui, and Erik Jan Marinissen received the Technology Transfer Award 2015 from HiPEAC for the 3D-COSTAR Test Flow Optimization Tool (<https://www.hipeac.net/news/6774/hipeac-tech-transfer-award-2015-winners-announced/>).

Imec received the Research Institute of the Year 2017 award from 3DInCites (<https://www.3dincites.com/3d-incites-awards/2017-3d-incites-awards-winners/>).

Ferenc Fodor, Bart De Wachter, Erik Jan Marinissen, Jörg Kiesewetter, and Ken Smith received the Engineering Impact Award 2017 from National Instruments in the category Electronics and Semiconductors for large-array

fine-pitch micro-bump probing (<https://forums.ni.com/t5/NI-Blog/Changing-the-World-with-Science-and-Engineering-2017-Engineering/ba-p/3615313>).

Erik Jan Marinissen received the Emerging Technology Award 2017 from the IEEE Standards Association "for his passion and initiative supporting the creation of a 3D Test Standard" (<https://standards.ieee.org/about/awards/etech/>).

References

- Alexander Braun, '3-D Integration Lacking in Design and Test Support', Semiconductor International, November 18, 2008
- Erik Jan Marinissen and Yervant Zorian, 'IEEE 1500 Enables Modular SOC Testing', IEEE Design & Test of Computers, Special Issue on 'IEEE Std 1500 and Its Usage', Volume 26, No. 1 (January/February 2009), pp. 8-17, DOI 10.1109/MDT.2009.12
- Arnita Podpod, Dimitrios Velenis, AlainPhomahaxay, Pieter Bex, Ferenc Fodor, Erik Jan Marinissen, Kenneth June Rebibis, Andy Miller, Gerald Beyer, and Eric Beyne, 'High Density and High Bandwidth Chip-to-Chip Connections with 20µm Pitch Flip-Chip on Fan-Out Wafer Level Package', Intl. Wafer-Level Packaging Conference (IWLP'18), San Jose, CA, USA, October 2018, DOI 10.23919/IWLP.2018.8573262
- Mottaqiallah Taouil, Said Hamdioui, Erik Jan Marinissen, Sudipta Bhawmik, 'Using 3D-COSTAR for 2.5D Test Cost Optimization', IEEE International 3D Systems Integration Conference (3DIC'13), San Francisco, CA, USA, October 2013, pp 1-8, DOI 10.1109/3DIC.2013.6702351
- Erik Jan Marinissen, Ferenc Fodor, Arnita Podpod, Michele Stucchi, Yu-Rong Jian, and Cheng-Wen Wu, 'Solutions to Multiple Probing Challenges for Test Access to Multi-Die Stacked Integrated Circuits', IEEE International Test Conference (ITC'18), Phoenix, AZ, USA, October 2018
- Erik Jan Marinissen, Bart De Wachter, Teng Wang, Jens Fiedler, Jörg Kiesewetter, and Karsten Stoll, 'Automated Testing of Bare Die-to-Die Stacks', IEEE International Test Conference (ITC'15), Anaheim, CA, USA, October 2015, Paper 20.2, DOI 10.1109/TEST.2015.7342412
- SEMI G74-0669 Specification for Tape Frame for 300mm Wafers. Semiconductor Equipment and Materials International, San Jose, CA, USA, May 1999
- Tokyo Electron Notification, 'Tokyo Electron (TEL) Introduces a Dual Purpose 300mm Dicing Frame Prober', November 2008 (see http://www.tel.com/news/topics/2008/20081104_001.html)
- Erik Jan Marinissen Ferenc Fodor, Bart De Wachter, Jörg Kiesewetter, Eric Hill, and Ken Smith, 'A Fully Automatic Test System for Characterizing Large-Array Fine-Pitch Micro-Bump Probe Cards'. In Proc. IEEE International Test Conference Asia (ITC-Asia), September 2017, DOI 10.1109/ITC-ASIA.2017.8097130
- Erik Jan Marinissen, Ferenc Fodor, Bart De Wachter, Jörg Kiesewetter, Ken Smith, and Eric Hill, 'Evaluation of Advanced Probe Cards for Large-Array Fine-Pitch Micro-Bumps', Chip Scale Review magazine, Volume 21, No.

Continued on page 60



Historical Perspective continued from 14

chips with several functions on them can be “disaggregated” or “disintegrated” into separate functions. These separated functions can be fabricated at different scaling nodes to optimize final performance and reintegrated onto a 2.5D silicon interposer. This strategy also allows for IP reuse of such known good chiplets in other designs.

The current DoD DARPA program, Common Heterogeneous Integration, and IP Reuse Strategies (CHIPS), is attempting to standardize communication interfaces and physical sizes to allow for proliferation of this technology into both the commercial and military worlds.

In fact, Intel, a leading member of the CHIPS program, recently indicated that starting in 2019 it will separate various processor components into smaller chiplets, each of which can be manufactured using an optimum (performance/cost) production node. Thus, Intel

could deliver “10nm CPUs”, which could have 14nm and 22nm chiplet modules within them. So, memory, graphics, power regulation, and AI function could all constitute separate chiplets, some of which could be stacked with TSVs to a high-density silicon interposer.

What does the future hold?

With an end coming to CMOS scaling, something new will be taking its place. It is not clear what that new technology will be, but it is certain that it will take more than a decade to implement. The new technology will ultimately determine where packaging will go, but at this point we can only all guess what that will be. But, one thing we can say about chip packaging is, “we’ve come a long way baby!”

About the Author

Dr. Phil Garrou is a subject matter expert for DARPA and runs his

consulting company Microelectronic Consultants of NC in the RTP NC area. He retired from Dow Chemical in 2004 as Global Director of Technology for their Advanced Electronic Materials business unit. Phil has served as Technical VP and President of both IEEE EPS and IMAPS and is a Fellow of both organizations. He has edited several microelectronic texts including McGraw Hill’s “Multichip Module Handbook” and Wiley VCH’s “Handbook of 3D Integration”. He has won the Milton Kiver Award for Excellence in Electronic Packaging (1994); the Fraunhofer International Adv. Packaging Award (2002); the IEEE CPMT Sustained Technical Achievement Award (2007), the IMAPS Ashman Award (2000) and most recently the American Chemical Society Award for Team Innovation (2017). His weekly publication Insights From the Leading Edge (IFTLE) has been a weekly advanced packaging blog since 2010.

3D Test continued from 26

6 (December 2017), pp. 16-20 (see http://fbs.advantageinc.com/chipscale/nov-dec_2017/#18)

11. Ferenc Fodor, Erik Jan Marinissen, Daniele Acconcia, and Raffaele Vallauri, ‘Leading-Edge Wide-I/O2 Memory Probing Challenges: TPEG MEMS Solution’, Semiconductor Wafer Test Workshop (SWTW’18), San Diego, CA, USA, June 2018, Paper 2.3 (see http://www.swtest.org/swtw_library/2018proc/PDF/S02_03_Fodor_SWTW2018.pdf)
12. IEEE Standards Association. IEEE Std 1500™-2005, IEEE Standard Testability Method for Embedded Core-based Integrated Circuits. IEEE, August 2005, DOI 10.1109/IEEESTD.2005.96465
13. Cadence/imec joint press release, ‘Imec and Cadence Deliver Automated Solution for Testing 3D Stacked ICs’, June 6, 2011 (see https://www.cadence.com/content/cadence-www/global/en_US/home/company/newsroom/press-releases/pr/2011/imecandcadencedeliverautomated-solutionfortesting3dstackedics.html)
14. Erik Jan Marinissen, Bart De Wachter, Stephen O’Loughlin, Sergej Deutsch, Christos Papame-

letis, Tobias Burgherr, ‘Vesuvius-3D: A 3D-DfT Demonstrator’, IEEE International Test Conference (ITC’14), Seattle, WA, USA, October 2014, Paper 20.2, DOI 10.1109/TEST.2014.7035332

15. Sergej Deutsch, Brion Keller, Vivek Chickermane, Subhasish Mukherjee, Navdeep Sood, Sandeep K. Goel, Ji-Jan Chen, Ashok Mehta, Frank Lee, and Erik Jan Marinissen, ‘DfT Architecture and ATPG for Interconnect Tests of JEDEC Wide-IO Memory-on-Logic Die Stacks’, IEEE International Test Conference (ITC’12), Anaheim, CA, USA, November 2012, DOI 10.1109/TEST.2012.6401569
16. Christos Papameletis, Brion Keller, Vivek Chickermane, Said Hamdioui, and Erik Jan Marinissen, ‘A DfT Architecture and Tool Flow for 3D-SICs with Test Data Compression, Embedded Cores, and Multiple Towers’, IEEE Design & Test, Volume 32, No. 4 (July/August 2015), pp. 40-48, DOI 10.1109/MDAT.2015.2424422
17. Konstantin Shibin, Vivek Chickermane, Brion Keller, Christos Papameletis, and Erik Jan Marinissen, ‘At-Speed Testing of Inter-Die Connections of 3D-SICs in the Presence of Shore Logic’, IEEE Asian Test Symposium (ATS’15),

Mumbai, India, November 2015, pp. 79-84, DOI 10.1109/ATS.2015.21

18. Leonidas Katselas, Alkis Hatzopoulos, Hailong Jiao, Christos Papameletis, and Erik Jan Marinissen, ‘On-Chip Toggle Generators to Provide Realistic Conditions during Test of Digital 2D-SoCs and 3D-SICs’, IEEE International Test Conference (ITC’18), Phoenix, AZ, USA, October 2018
19. Erik Jan Marinissen, Teresa McLaurin, Hailong Jiao, ‘IEEE Std P1838: DfT Standard-under-Development for 2.5D-, 3D-, and 5.5D-SIC’, IEEE European Test Symposium (ETS’16), Amsterdam, the Netherlands, May 2016, DOI 10.1109/ETS.2016.7519330
20. Yu Li, Ming Shao, Hailong Jiao, Adam Cron, Sandeep Bhatia, and Erik Jan Marinissen, ‘IEEE Std P1838’s Flexible Parallel Port and its Specification with Google’s Protocol Buffers’, IEEE European Test Symposium (ETS’18), Bremen, Germany, May 2018, DOI 10.1109/ETS.2018.8400690