Fast Voltage Stabilization Control of Split DC Bus Midpoint in 3P4W Shunt APFs

X. Xu\(^1\), G. Tibola\(^1\), J.L. Duarte\(^1\), F. Wang\(^2\)
\(^1\)Eindhoven University of Technology, \(^2\)Shanghai University
Eindhoven, The Netherlands
x.xu@tue.nl

Acknowledgements
The work performed in this paper is a part of CONNECT project, which aims to research, design, develop and showcase novel solutions for efficient devices and components of the future smart grid, to reduce the peak power demand by at least a factor of two. CONNECT project has received funding from the Electronic Components and Systems for European Leadership Joint Undertaking (ECSEL JU) under grant agreement No. 737434. This Joint Undertaking receives support from the European Union's Horizon 2020 research and innovation program and Germany, Slovakia, Netherlands, Spain, Italy.

Keywords
«Interleaved converters», «Active filter», «Three-phase system», «Power quality»

Abstract
A midpoint voltage balancer (MVB) based on dual-switching-leg is proposed in this paper. The MVB provides fast voltage stabilization of the midpoint in three-phase four-wire (3P4W) shunt active power filters (APFs). Interleaved control is adopted in the MVB to prevent high-frequency current circulation in split capacitors, and to facilitate an accurate neutral current tracking. All switches of the MVB operate in zero-voltage switching (ZVS) mode when the neutral current is smaller than the nominal phase current of the APF. MATLAB simulation is carried out to verify the effectiveness of the MVB. A 20 kVA prototype has been built, and experimental results show that the voltage ripple of the midpoint is maintained within 1.5% of the total dc bus voltage even under severe neutral current transient.

Introduction
Voltage quality issues in power distribution networks have received comprehensive attention in literature [1-5], among which voltage imbalance has become an increasing threat to normal operation of electric equipment in the power distribution network. Voltage imbalance causes transformer overloading and overheating [6], power loss in neutral wires, efficiency degradation of induction motors, and reduced lifetime of motor drives [7]. Voltage imbalance is mainly introduced by unmatched impedance on transformer banks, generation faults, and more prominently, the unequal distribution of single-phase power loads and single-phase power generators [8], such as electric vehicles and roof-top photovoltaic inverters.

Shunt APFs have been widely employed to deal with the voltage imbalance issue by actively ejecting or sinking currents to power distribution network [5, 6]. Since 3P4W configuration is commonly adopted in residential power distribution applications, the same configuration of the shunt APF is required to compensate zero-sequence current component in the neutral wire. Therefore, a dc bus midpoint of the shunt APF must be provided to create a path for neutral current flow. In this paper, the dc bus midpoint is also called the neutral point.

Existing solutions for neutral point creation in 3P4W shunt APFs can be classified into three categories: conventional split dc bus [5, 9, 10], fourth-switching-leg [11, 12], and actively controlled split bus
(ACSB) [13-16]. As it shown in Fig. 1, Fig. 2, and Fig. 3, the neutral point is either provided by the midpoint of split capacitors or the midpoint of a switching leg. High neutral current is expected under unsymmetrical load condition, since one of the functions of the 3P4W shunt APF is voltage imbalance correction.

In case of solution one (see Fig. 1), two bulky capacitors $C_{N1}$ and $C_{N2}$, normally electrolytic, are employed to form a neutral point, where the neutral wire is connected. The neutral current keeps charging one of the split capacitors while discharging the other for a certain period. On the one hand, this solution is easy to implement, on the other hand, it associates problem of voltage imbalance across two split capacitors. Several practical factors, including unequal capacitance, asymmetrical charging of the capacitors, and asymmetrical circuit configuration could cause voltage mismatching problem between two split capacitors [13]. In addition, a major voltage mismatching would happen, triggering over-voltage protection or resulting in system failure if the neutral current contains a dc component. Since the midpoint voltage in conventional split dc bus is not actively controlled, high voltage variation of the midpoint is highly probable under unbalanced loads. As a result, the high midpoint voltage variation affects current tracking precision of shunt APFs, thus degrading their voltage imbalance compensation performance.
The fourth-switching-leg approach was proposed in [12], adopting an extra switching leg on top of the conventional three-phase inverter, as shown in Fig. 2. In the fourth-switching-leg approach, bulky electrolytic capacitors have been eliminated, which contributes to components cost reduction and power density improvement. However, the control of the fourth-switching-leg and the three-phase inverter is not decoupled, which increases the development effort. In most low-voltage distribution networks, the neutral wire is connected to the protective earth. For 3P4W shunt APFs adopting the fourth-switching-leg, the voltage potential of the midpoint is not well defined, posing high-frequency voltage ripple over parasitic capacitors (between dc bus and ground). This voltage ripple causes common-mode currents, being a source of EMC problems [17].

An alternative approach (ACSB) is the combination of the conventional split dc bus and the fourth-switching-leg [16], as shown in Fig. 3. The control of the fourth switching leg in ACSB is decoupled from the three-phase inverter. Therefore, 3P4W shunt APFs adopting this approach are equivalent to three independent half bridge converters. Comparison of conventional split dc bus and ACSB is given in [18], where the ACSB approach can handle 137% more asymmetric current within the defined safe operating limits. However, experimental verification of the ACSB has not been shown. Note that, the maximum neutral current is twice of the nominal phase current under the worst scenario of asymmetric loads. Therefore, a single-switching-leg design in the ACSB is not sufficient. Furthermore, the high frequency (HF) charging/discharging current flowing into the neutral point could cause overheating to the split capacitors, thus degrading the lifespan of these capacitors.

This paper proposes a dual-switching-leg based MVB for 3P4W shunt APFs, as shown in Fig. 4. It provides fast voltage stabilization of the dc bus midpoint. The current rating of the neutral wire is more than doubled compared to that in the ACSB. Interleaved control is employed to minimize the HF current ripple introduced to the neutral point. The neutral inductors in the MVB are designed in a way to enable ZVS across all IGBT switches, when the neutral current is smaller than the nominal phase current. Finally, MATLAB simulation and converter prototyping have been carried out to verify the proposed MVB.

**Proposed midpoint voltage balancer**

**System description**

The circuit diagram of the proposed MVB is shown in Fig. 4, where a dual-switching-leg consisting of IGBT switches $S_{7}$, $S_{8}$, $S_{9}$, and $S_{10}$, have been added. Together with two neutral inductors $L_{N1}$ and $L_{N2}$, the MVB actively balances the voltage between two split capacitors, $C_{N1}$ and $C_{N2}$, by moving extra energy stored in one of the capacitors to the other. Due to the dual-switching-leg configuration in the proposed MVB, current rating of the neutral wire is increased to more than twice of that in the ACSB.

![Fig. 4: Circuit diagram of the proposed MVB with a three-phase inverter connected to a 3P4W power distribution network.](image)

The focus of this paper is the neutral point configuration and its control considerations in 3P4W shunt APFs. Therefore, the input dc voltage source is assumed to be constant, and $V_{DC}$ equals $V_{bus}$. The
electrical specifications of the 3P4W shunt APF are listed in Table 1. The shunt APF has a power rating of 20 kVA, with the maximum neutral current of 58 A\textsubscript{rms}. This 3P4W shunt APF is used for voltage quality enhancement by providing voltage imbalance correction and harmonic mitigation in low-voltage power distribution network (230 V phase-to-neutral) [8].

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Nom. power (P\textsubscript{n})</td>
<td>20 kVA</td>
<td>Nom. phase current (I\textsubscript{pN})</td>
<td>29 A\textsubscript{rms}</td>
</tr>
<tr>
<td>Nom. dc bus voltage (V\textsubscript{bus})</td>
<td>760 V</td>
<td>Max. phase current (I\textsubscript{p,max})</td>
<td>33 A\textsubscript{rms}</td>
</tr>
<tr>
<td>Nom. split capacitor voltage (V\textsubscript{CNI}, V\textsubscript{CNI})</td>
<td>380 V</td>
<td>Max. neutral current (I\textsubscript{N,max})</td>
<td>58 A\textsubscript{rms}</td>
</tr>
<tr>
<td>Max. midpoint voltage ripple (ΔV\textsubscript{mid,max})</td>
<td>80 V</td>
<td>Switching frequency (f\textsubscript{s})</td>
<td>20 kHz</td>
</tr>
<tr>
<td>Grid voltage (phase to neutral) (V\textsubscript{p})</td>
<td>230 V\textsubscript{rms}</td>
<td>Sampling frequency (f\textsubscript{sample})</td>
<td>40 kHz</td>
</tr>
</tbody>
</table>

### Interleaving of dual-switching-leg

The purpose of the dual-switching-leg in the proposed MVB is to actively regulate the midpoint voltage to half of the total dc bus voltage. During steady state operation the duty cycle $D$ of the switches in the MVB is 50%. Therefore, interleaved control can be applied to the dual-switching-leg so that the total inductor current is, theoretically, ripple free [19], thus preventing HF current circulation in the split capacitors. To facilitate interleaved control, PWM signals of $S_1$ and $S_6$ need to be 180-degree phase shifted with PWM signals of $S_0$ and $S_{10}$. The inductance of neutral inductors is designed smaller to conduct higher current ripple so that the IGBTs in the MVB operate in ZVS mode even under high neutral current. Due to interleaved control, high current ripple does not propagate to the split capacitors.

### Dimensioning of passive components

The proposed MVB contains two neutral inductors and two split capacitors. The neutral inductors are designed in a way to ensure ZVS of all IGBTs in the MVB, while the split capacitors are designed based on the maximum allowable midpoint voltage ripple. If half of the peak-to-peak current ripple of the inductor is larger than the neutral current, the switches of the proposed MVB operate under ZVS condition, which eliminates the turn-on losses of IGBTs and reverse recovery losses of the anti-parallelled diodes. However, a higher neutral inductor ripple also results in higher turn-off switching losses and higher conduction losses of the IGBTs in the MVB. According to the requirements of the power converter, the maximum neutral current is 58 A\textsubscript{rms}. If the neutral inductor is designed to maintain full ZVS operation of the IGBTs in the MVB under all conditions, the inductor ripple current is too high to stay power efficient. Instead, the nominal phase current $I_{pN}$ is considered as the neutral current of interest. Therefore, the neutral inductance can be derived as

$$L_{N1} = L_{N2} = \frac{DV_{bus}}{2kf_sI_{pN,peak}} \quad (1)$$

where duty cycle $D$ equals 50% during steady state operation, $k$ is the interleaving coefficient ($k=2$ for ACSB and $k=1$ for the proposed MVB), and $I_{pN,peak}$ is the peak value of nominal phase current. Solution of (1) with some margin leads to an inductance of neutral inductors in ACSB,

$$L_N = 110 \ \mu H. \quad (2)$$

Similarly, solution of (1) leads to an inductance of the neutral inductor in the proposed MVB,

$$L_{N1} = L_{N2} = 220 \ \mu H. \quad (3)$$
Provided with the peak neural current $I_{N,\text{peak}}$ and maximum allowable midpoint voltage ripple $\Delta V_{\text{mid,max}}$ in Table 1, the capacitance $C_{N1}$ and $C_{N2}$ in conventional split dc bus approach can be derived through

$$C_{N1} = C_{N2} = \frac{I_{N,\text{peak}}}{2\Delta V_{\text{mid,max}}} \int_{0}^{\frac{1}{f_g}} \sin(2\pi f_g t) dt = \frac{I_{N,\text{peak}}}{2\pi f_g \Delta V_{\text{mid,max}}}$$  \hspace{1cm} (4)

where $f_g$ is the grid frequency ($f_g=50$ Hz). Solution of (4) with some margin leads to

$$C_{N1} = C_{N2} = 3.3 \text{ mF}. \hspace{1cm} (5)$$

As for ACSB approach and the proposed MVB, a small capacitance of $100 \mu$F is enough to maintain a stable dc bus midpoint voltage. Compared to that of the conventional split dc bus, the capacitance in ACSB approach and the proposed MVB is about 30 times smaller.

**Control considerations**

Fig. 5 shows the control scheme of the proposed MVB, where $H_{LN1}(z)$, $H_{LN2}(z)$, $H_{IN}(z)$, $H_{CN1}(z)$, and $H_{CN2}(z)$ are sensor gains of the inductor current samplings, neutral current sampling and split capacitor voltage samplings, respectively. Further, $i_{LN1}\_\text{sen}$, $i_{LN2}\_\text{sen}$, $i_{N}\_\text{sen}$, $v_{CN1}\_\text{sen}$, and $v_{CN2}\_\text{sen}$ denote the sampled neutral inductor currents, neutral current (zero-sequence current), and split capacitor voltages. According to Fig. 4, the capacitor charging/discharging current $i_c$ is equal to the total inductor current $i_L$ minus the neutral current $i_N$, as in

$$i_c = i_L - i_N. \hspace{1cm} (6)$$

The control scheme of the MVB contains two loops: an inner current loop and an outer voltage loop. The inner loop controls the total inductor current ($i_L = i_{L1} + i_{L2}$), which guarantees the fast tracking of the neutral current $i_N$. Hence, only a close-to-zero value of $i_c$ is injected into the neutral point even under severe neutral current transient. Therefore, the midpoint voltage of split capacitors is fast stabilized. The outer loop sets the current reference $i_c\_\text{ref}$ for charging and discharging the split capacitors. Block $G_i(z)$ is the outer loop controller, while block $G_{iL}(z)$ and block $G_{i2}(z)$ are the inner loop controllers, which are all implemented by PI compensators.

![Fig. 5: Control scheme of the proposed split dc bus mid-point voltage balancer.](image)

**Simulation verification**

MATLAB simulation has been carried out to verify the proposed MVB. The performance of the ACSB has also been investigated and the results are compared with the proposed MVB in terms of midpoint voltage stability, voltage imbalance correction capability, and HF current ripple content. All simulations are carried out under the maximum asymmetric condition either based on the circuit handling capability or based on the load condition. The simulation parameters of the proposed MVB and the ACSB are listed in Table 2. The switching frequency of the converter is 20 kHz and the sampling rate is chosen at 40 kHz.
Table 2: Simulation parameters of the proposed MVB and the ACSB

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Nominal power of the APF ( (P_N) )</td>
<td>20 kVA</td>
<td>Neutral inductor in ACSB ( (L_N) )</td>
<td>110 µH</td>
</tr>
<tr>
<td>DC bus voltage ( (V_{bus}) )</td>
<td>760 V</td>
<td>Neutral inductors in MVB ( (L_{N1}, L_{N2}) )</td>
<td>220 µH</td>
</tr>
<tr>
<td>Switching frequency ( (f_s) )</td>
<td>20 kHz</td>
<td>Split capacitors ( (C_{N1}, C_{N2}) )</td>
<td>100 µF</td>
</tr>
</tbody>
</table>

When one phase of the shunt APF sinks nominal current from the grid while the other two phases inject nominal current to the power grid, or vice versa, the shunt APF operates under the worst condition of load asymmetry. The neutral current is twice of the phase current, which is 58 A\(_{\text{rms}}\), and the current unbalance factor (IUF) [20], in this case, is 200%.

However, the maximum phase current \( I_{p,\text{max}} \) of the shunt APF, according to Table 1, is 33 A\(_{\text{rms}}\), which means the current limit of the switching leg in the ACSB is also 33 A\(_{\text{rms}}\). Therefore, the ACSB can only provide limited voltage imbalance correction during the worst load asymmetry. Since dual-switching-leg is employed in the proposed MVB, the voltage imbalance correction capability is not compromised even under the worst load asymmetry. Table 3 summarizes maximum ratings of the ACSB and the proposed MVB.

Table 3: Maximum ratings of ACSB and the proposed MVB

<table>
<thead>
<tr>
<th>Description</th>
<th>ACSB</th>
<th>Proposed MVB</th>
</tr>
</thead>
<tbody>
<tr>
<td>Max. phase current ( I_{p,\text{max}} )</td>
<td>33 A(_{\text{rms}})</td>
<td>33 A(_{\text{rms}})</td>
</tr>
<tr>
<td>Max. neutral inductor current ( I_{L,\text{max}} )</td>
<td>33 A(_{\text{rms}})</td>
<td>66 A(_{\text{rms}})</td>
</tr>
<tr>
<td>Max. neutral current ( I_{N,\text{max}} )</td>
<td>22 A(_{\text{rms}})</td>
<td>58 A(_{\text{rms}})</td>
</tr>
<tr>
<td>Voltage imbalance correction capability*</td>
<td>38%</td>
<td>100%</td>
</tr>
</tbody>
</table>

* The voltage imbalance correction capability mentioned above is specified under the worst load asymmetry condition, where a 58 A\(_{\text{rms}}\) zero-sequence current is presented.

A. ACSB under asymmetric load

Fig. 6 shows the simulation results of the ACSB under asymmetric load condition, where the neutral wire conducts 22 A\(_{\text{rms}}\). These results include neutral inductor current \( i_{LN} \), neutral current \( i_N \), charging/discharging current of split capacitors \( i_C \), and voltage of split capacitors \( V_{CN1} \) and \( V_{CN2} \). A load transient is added at 0.5 s to verify the dynamic performance of the ACSB.

As shown in Fig. 6(d), the voltage of the split capacitors \( V_{CN1} \) and \( V_{CN2} \) is stabilized with a voltage ripple less than 20 V, which meets the requirement in Table 1. However, due to the phase current rating limitation (33 A\(_{\text{rms}}\)) and the existence of high current ripple in the neutral inductor current \( i_{LN} \), the maximum neutral current \( i_N \) the ACSB can handle is 22 A\(_{\text{rms}}\). This is only 38% of the neutral current under the worst asymmetric condition. Moreover, the neutral inductor current \( i_{LN} \) is not able to track the neutral current \( i_N \) accurately in HF (20 kHz), as shown in Fig. 6(b). As a result, the HF current ripple (close to 100 A\(_{pp}\)) in neutral current passes to the charging/discharging current of split capacitors \( i_C \), as shown in Fig. 6(c). This HF current circulates inside the split capacitors branch, causing additional midpoint voltage variation as well as overheating of the split capacitors.

B. Proposed MVB under asymmetric load

The maximum neutral current the proposed MVB can handle is increased by 164% (22 A\(_{\text{rms}}\) to 58 A\(_{\text{rms}}\)) compared to that of the ACSB, because of the employment of a dual-switching-leg. Therefore, the proposed MVB can fully correct the voltage imbalance even under the worst load asymmetry.

Fig. 7 shows the simulation results of the proposed MVB under the worst asymmetric load, where the neutral wire conducts 58 A\(_{\text{rms}}\). These results include neutral inductor current \( i_{LN1} \) and \( i_{LN2} \), comparison of total inductor current \( i_L \) and neutral current \( i_N \), charging/discharging current of split capacitors \( i_C \), and
voltage of split capacitors $v_{CN1}$ and $v_{CN2}$. A load transient is added at 0.5 s to verify the dynamic performance of the ACSB.

Due to interleaved control, the current ripples in two neutral inductors counteract each other, as shown in Fig. 7(a), so that the HF ripple in total inductor current $i_L$ (shown in Fig. 7(b)) is decreased significantly (close to 10 A$_{pp}$, as shown in Fig. 7(c)). As a result, the voltage of the split capacitors $v_{CN1}$ and $v_{CN2}$ is stabilized with voltage ripple less than 10 V, which also meets the requirement in Table 1. In the proposed MVB, small neutral inductors and split capacitors are enough to stabilize the midpoint voltage, keeping the IGBTs in the proposed MVB under ZVS operation, while reducing HF current circulation in the split capacitors.

**Fig. 6:** Simulation results of the ACSB under asymmetric load. (a) Neutral inductor current $i_{LN}$. (b) Comparison of inductor current $i_{LN}$ and neutral current $i_N$. (c) Charging/discharging current of split capacitors. (d) Voltage of the split capacitors $v_{CN1}$ and $v_{CN2}$.

**Fig. 7:** Simulation results of the proposed MVB under the worst load asymmetry. (a) Neutral inductor current $i_{LN1}$ and $i_{LN2}$. (b) Comparison of total inductor current $i_L$ and neutral current $i_N$. (c) Charging/discharging current of split capacitors. (d) Voltage of the split capacitors $v_{CN1}$ and $v_{CN2}$.

**Experimental verification**

A 20 kVA 3P4W shunt APF prototype, as shown in Fig. 8, has been built to verify the proposed MVB. The prototype is implemented using two three-phase IGBT power modules. Current and voltage signals acquisition and PWM generation are implemented in dSPACE MicroLabBox. An external dc voltage
source provides constant voltage to the input of the prototype. The 3P4W shunt APF has been tested in off-grid mode.

Fig. 8: Photograph of the 20 kVA 3P4W shunt APF prototype with proposed MVB.

Fig. 9 shows the experimental current waveforms of the proposed MVB, including the neutral inductor current $i_{LN1}$, $i_{LN2}$, and the total inductor current $i_L$, as well as the comparison between the total inductor current $i_L$ and the neutral current $i_N$. Current ripple in the total inductor current $i_L$ is much smaller than the individual neutral inductor current ($i_{LN1}$ and $i_{LN2}$) because of the interleaved control, as shown in Fig. 9(a). The total inductor current $i_L$ tracks the neutral current $i_N$ well both in amplitude wise and phase wise, as shown in Fig. 9(b). According to (6), therefore, only close-to-zero current $i_C$ is inject into the split capacitors, thus keeping the midpoint voltage stabilized.

Fig. 10 shows the experimental voltage waveforms of the proposed MVB including dc bus voltage $V_{bus}$ and split capacitors voltage $V_{CN1}$, $V_{CN2}$. A neutral current transient of 66 A peak was added at 2.18 s to verify the dynamic performance of the proposed MVB. The voltage ripples of the split capacitors are around 10 V, which is within 1.5% of the total dc bus voltage. Therefore, the midpoint voltage of the APF prototype is well stabilized even under severe neutral current transient of 66 A peak.

Fig. 9: Experimental current waveforms of the proposed MVB. (a) Neutral inductor currents $i_{LN1}$, $i_{LN2}$ and total inductor current $i_L$. (b) Comparison of total inductor current $i_L$ and neutral current $i_N$.
Conclusion

A neutral point is essential for 3P4W shunt APFs to compensate zero-sequence current component under voltage imbalance in power distribution networks. Existing solutions for neutral point creation include conventional split dc bus, fourth-switching-leg and ACSB. The ACSB approach is more promising in terms of dc current component handling, ease of development, EMC consideration and midpoint voltage stabilization performance. However, the shunt APF with ACSB only provides limited voltage imbalance correction under severe load asymmetry. Moreover, a large HF charging/discharging current circulates inside the split capacitors, which causes additional midpoint voltage variation as well as split capacitors overheating.

A dual-switching-leg based MVB is proposed in this paper. It provides fast voltage stabilization of the split dc bus midpoint in 3P4W shunt APFs. Due to the employment of the dual-switching-leg, the neutral current tracking capability is increased by 164% compared to that of the ACSB. Interleaved control is adopted in the proposed MVB to prevent HF current circulation in split capacitors, and to facilitate an accurate neutral current tracking. All IGBTs of the MVB operate in ZVS mode when the neutral current is smaller than the nominal phase current of the APF. The experimental results of a 20 kVA prototype showed that the midpoint voltage ripple was maintained within 1.5% of the total dc bus voltage, even under severe neutral current transient.

References


