

Low-cost and high-speed nanophotonic integrated circuits for access networks

Citation for published version (APA):

Jiao, Y., van der Tol, J., Yao, W., & Williams, K. (2019). Low-cost and high-speed nanophotonic integrated circuits for access networks. In *IEEE Photonics Society Summer Topical Meeting Series 2019, SUM 2019* Article 8794949 Institute of Electrical and Electronics Engineers. <https://doi.org/10.1109/PHOSST.2019.8794949>

DOI:

[10.1109/PHOSST.2019.8794949](https://doi.org/10.1109/PHOSST.2019.8794949)

Document status and date:

Published: 01/07/2019

Document Version:

Accepted manuscript including changes made at the peer-review stage

Please check the document version of this publication:

- A submitted manuscript is the version of the article upon submission and before peer-review. There can be important differences between the submitted version and the official published version of record. People interested in the research are advised to contact the author for the final version of the publication, or visit the DOI to the publisher's website.
- The final author version and the galley proof are versions of the publication after peer review.
- The final published version features the final layout of the paper including the volume, issue and page numbers.

[Link to publication](#)

General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal.

If the publication is distributed under the terms of Article 25fa of the Dutch Copyright Act, indicated by the "Taverne" license above, please follow below link for the End User Agreement:

www.tue.nl/taverne

Take down policy

If you believe that this document breaches copyright please contact us at:

openaccess@tue.nl

providing details and we will investigate your claim.

Low-cost and high-speed nanophotonic integrated circuits for access networks

Yuqing Jiao
Institute for Photonic Integration
(IPI)
Eindhoven University of
Technology
Eindhoven, The Netherlands
y.jiao@tue.nl

Jos van der Tol
Institute for Photonic Integration
(IPI)
Eindhoven University of
Technology
Eindhoven, The Netherlands
j.j.g.m.v.d.tol@tue.nl

Weiming Yao
Photonic Integration Technology
Center
Eindhoven, The Netherlands
w.yao@tue.nl

Kevin Williams
Institute for Photonic Integration
(IPI)
Eindhoven University of
Technology
Eindhoven, The Netherlands
k.a.williams@tue.nl

Abstract—Ever-increasing data traffic demands higher-speed and lower-cost photonic integrated circuits (PICs) for the access network. Nanophotonic ICs on a thin membrane provide a promising solution with high density, enhanced speed and reduced assembly cost through co-integration with electronics. We present our recent developments on an InP nanophotonic membrane integrated on silicon.

Keywords—Photonic integrated circuit, Indium phosphide, membrane, nanophotonics.

I. INTRODUCTION

The ever-increasing data traffic from smartphones, video streaming and internet of things (IoT) demands a broadband optical access networks to deliver the contents to the end users. The capacity of the access nodes has increased rapidly over the past years and is expected to expand continuously towards 100G PON [1]. Photonic integrated circuits (PICs) are capable of meeting the data growth by providing a high-speed, mass manufacturable and parallelized solution. Moreover, the system miniaturization that PICs offer is very important for compact pluggable modules used in densely packed user terminals [2]. Previously, a monolithic 8-channel WDM transceiver has been demonstrated on the generic InP technology platform, with in total 320 Gbps data capacity concentrated in a footprint of only 36 mm² [3].

The assembly cost is a significant part of the total system costs. Currently the connection of PIC chips to control electronics is mainly through wire-bonding or flip-chip bonding. Both approaches have difficulties in scalability, since they deal with individual chips or dies, and need to be specifically tuned each time for each particular design layout in the chip. The cost and difficulty of the assembly will become unmanageable as the PIC density and complexity evolves [4]. A route to lower assembly cost while maintaining high scalability is desired.

In this paper, a PIC technology platform based on an InP photonic Membrane On Silicon (IMOS) is introduced. The InP membrane promises both high optical confinement, for density and complexity benefits, and intrinsically high optoelectronic efficiencies, for speed and full photonic functionality [5]. Recent




Fig. 1. Cross-sectional view of the InP membrane on silicon (IMOS) platform.

developments in the IMOS platform as well as future perspective will be discussed.

II. INP PHOTONIC MEMBRANE

A cross-sectional schematic illustration of the IMOS platform is depicted in Fig. 1. The InP substrate is removed from the photonic circuits and instead the entire photonic membrane layer is bonded onto a silicon carrier with a polymer-based low-index optical buffer. In this way the optical confinement of the waveguides is significantly enhanced, resulting in sub-micron waveguide dimensions (400 nm × 300 nm). A benefit of the high optical confinement is that ultra-sharp bends ($R < 1 \mu\text{m}$ [6]) and compact waveguide routings can be realized for complex multi-channel systems on chip, supported by low propagation loss, down to the 1 dB/cm level [7].

The InP material system, used for the photonic membrane, also supports intrinsic and high-performance amplification and lasing. Semiconductor optical amplifiers (SOAs) have been




Fig. 2. Electron microscope pictures of (a) a fabricated SOA on IMOS and (b) a fabricated DFB laser cavity on IMOS.

demonstrated on the sub-micron waveguides, with gains up to 110 cm^{-1} [8]. The SOA is directly integrated in the membrane (see Fig. 1) and therefore does not require aligned die bonding and long spot size conversion [9], as in III-V-Si hybrid solutions. A fabricated SOA on IMOS is shown in Fig. 2a). Based on this SOA building block, various lasers can be constructed, using the active-passive integration scheme shown in Fig. 1. Demonstrated lasers include a micro-ring laser, tunable over 25 nm, and a single-mode DFB laser with $>60 \text{ dB SMSR}$ [10]. The fabricated high SMSR DFB laser is shown in Fig. 2(b), with uniform distributed Bragg gratings defined on top of the SOA.

The miniaturization and absence of the substrate in IMOS also enable ultra-fast optoelectronic devices. An example is a uni-travelling carrier (UTC) photodiode with electrical bandwidth beyond 67 GHz (instrument limited) [11]. Miniaturization results in an ultra-compact footprint of only $3 \times 10 \mu\text{m}^2$, while maintaining a high optical efficiency of 0.7 A/W. The removal of the substrate significantly reduces the parasitics and results in a low capacitance of a few fF.

III. TOWARDS PHOTONIC ELECTRONIC CO-INTEGRATION

The IMOS platform can enable high-density and high-speed photonic circuits in a thin membrane, ideal for the PIC scalability demands for access networks. On the other hand, the membrane configuration also potentially enables wafer-scale vertical stacking to electronics. The silicon carrier in Fig. 1 can be replaced by CMOS containing electronics. The polymer bonding layer is highly flexible and can combine two processed wafers with complex material systems [12]. Interconnection with through-polymer vias can be realized to connect PICs with drivers in unprecedentedly short lengths and with low parasitics.

The first steps have been carried out in IMOS towards this co-integration. The membrane is being bonded, patterned and processed on a full wafer scale. Through-polymer vias have been realized as well, connecting lasers to the silicon carrier as illustrated in Fig. 1. The vias are designed in this case for thermal management purposes and can be optimized further for high-speed interconnections. A fabricated IMOS wafer (2-inch InP membrane bonded on 3-inch silicon carrier) is shown in Fig. 3 [10]. SOAs, lasers and other active-passive integrated circuits have been designed and realized on this wafer. The through-polymer vias have also been realized over locations across the entire wafer.




Fig. 3. A fabricated IMOS wafer containing SOAs, lasers and other active-passive integrated circuits.

IV. CONCLUSION

In this paper the concept of an InP photonic membrane platform on silicon, IMOS, was introduced. The platform features high density and high speed properties, which are well suited for the performance and scalability needs in the future optical access networks. Its potential vertical co-integration with electronics also opens up a route to significant cost reduction and mass manufacturing of assembling and packaging.

ACKNOWLEDGMENT

The authors acknowledge the support from Dutch NWO project Zwaartekracht. The Nanolab@TU/e cleanroom facility is also acknowledged.

REFERENCES

- [1] M. K. Weldon, *The future X Network: A Bell Labs perspective*. Boca Raton, FL, USA: CRC Press, 2016.
- [2] Y. Chen, "Photonic integrated circuits for access and transport networks," in *2014 OptoElectronics and Communication Conference and Australian Conference on Optical Fibre Technology*, 2014, pp. 609-610.
- [3] W. Yao, M. K. Smit, and M. J. Wale, "Monolithic 300 Gb/s Parallel Transmitter in InP-Based Generic Photonic Integration Technology," *IEEE Journal of Selected Topics in Quantum Electronics*, vol. 24, pp. 1-11, 2018.
- [4] W. Yao, Y. Jiao, and K. A. Williams. (2018) Nanophotonics Enables Future InP PIC Scaling. *Featured Article in PIC Magazine, Issue 11 - October 2018*.
- [5] J. J. G. M. v. d. Tol, Y. Jiao, L. Shen, A. Millan-Mejia, V. Pogoretskii, J. P. v. Engelen, and M. K. Smit, "Indium Phosphide Integrated Photonics in Membranes," *IEEE Journal of Selected Topics in Quantum Electronics*, vol. 24, p. 6100809, 2018.
- [6] Y. Jiao, J. Liu, A. M. Mejia, L. Shen, and J. v. d. Tol, "Ultra-Sharp and Highly Tolerant Waveguide Bends for InP Photonic Membrane Circuits," *IEEE Photonics Technology Letters*, vol. 28, pp. 1637-1640, 2016.
- [7] J. v. Engelen, S. Reniers, J. Bolk, K. Williams, J. v. d. Tol, and Y. Jiao, "Low Loss InP Membrane Photonic Integrated Circuits Enabled by 193-nm Deep UV Lithography," *Submitted to Compound Semiconductor Week (CSW 2019), 19-23 May 2019, Nara, Japan., 2019*.
- [8] V. Pogoretskiy, J. van Engelen, J. van der Tol, A. Higuera-Rodriguez, M. Smit, and Y. Jiao, "An Integrated SOA-building block for an InP-membrane platform," in *Advanced Photonics 2017 (IPR, NOMA, Sensors, Networks, SPPCom, PS)*, New Orleans, Louisiana, 2017, p. JW4A.1.
- [9] A. Gallet, G. Levaufre, A. Accard, D. Make, J.-G. Provost, R. Brenot, A. Shen, N. Lagay, J. Decobert, S. Malhouitre, S. Olivier, and G.-H. Duan, "Hybrid III-V on Silicon Integrated Distributed Feedback Laser and Ring Resonator for 25 Gb/s Future Access Networks," *Journal of Lightwave Technology*, vol. 36, pp. 1498-1502, 2018.
- [10] V. Pogoretskiy, J. P. v. Engelen, J. J. G. M. v. d. Tol, and Y. Jiao, "Towards a fully integrated indium-phosphide membrane on silicon photonics platform," in *SPIE/COS Photonics Asia*, 2018, p. 7.
- [11] L. Shen, Y. Jiao, W. Yao, Z. Cao, J. P. v. Engelen, J. J. G. M. v. d. Tol, G. Roelkens, and M. K. Smit, "High-bandwidth uni-traveling carrier waveguide photodetector on an InP-membrane-on-silicon platform," *Optics Express*, vol. 24, pp. 8290-8301, 2016.
- [12] I. Ostermay, A. Thies, T. Kraemer, W. John, N. Weimann, F. J. Schmückle, S. Sinha, V. Krozer, W. Heinrich, M. Lisker, B. Tillack, and O. Krüger, "Three-dimensional InP-DHBT on SiGe-BiCMOS integration by means of Benzocyclobutene based wafer bonding for MM-wave circuits," *Microelectronic Engineering*, vol. 125, pp. 38-44, 2014.