

DFE State-Tracking Demapper for Soft-Input FEC in 800G Data Center Interconnects

Citation for published version (APA):

Wu, K., Liga, G., Lee, J., Paulissen, L., Riani, J., & Alvarado, A. (2022). DFE State-Tracking Demapper for Soft-Input FEC in 800G Data Center Interconnects. In *European Conference and Exhibition on Optical Communication 2022* Article 9979553 Institute of Electrical and Electronics Engineers.
<https://ieeexplore.ieee.org/document/9979553>

Document status and date:

Published: 20/12/2022

Document Version:

Author's version before peer-review

Please check the document version of this publication:

- A submitted manuscript is the version of the article upon submission and before peer-review. There can be important differences between the submitted version and the official published version of record. People interested in the research are advised to contact the author for the final version of the publication, or visit the DOI to the publisher's website.
- The final author version and the galley proof are versions of the publication after peer review.
- The final published version features the final layout of the paper including the volume, issue and page numbers.

[Link to publication](#)

General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal.

If the publication is distributed under the terms of Article 25fa of the Dutch Copyright Act, indicated by the "Taverne" license above, please follow below link for the End User Agreement:

www.tue.nl/taverne

Take down policy

If you believe that this document breaches copyright please contact us at:

openaccess@tue.nl

providing details and we will investigate your claim.

DFE State-Tracking Demapper for Soft-Input FEC in 800G Data Center Interconnects

Kaiquan Wu, Gabriele Liga, Jeffrey Lee, Lotte Paulissen, Jamal Riani*, and Alex Alvarado

Eindhoven University of Technology, 5600MB Eindhoven, The Netherlands k.wu@tue.nl

*Marvell Technology, Santa Clara, CA, USA

Abstract A simple one-step state model is used to track the DFE error propagation for 4-PAM. The knowledge of DFE output states is used to improve LLR accuracy. Demapping via DFE state tracking outperforms bit-interleaving and precoding schemes for the 802.3ca LDPC code by 0.76 dB.

Introduction

Data center interconnects are currently undergoing a transition from 400Gb/s to 800Gb/s. As intensity modulation (IM) and direct detection (DD) scheme has been widely employed in transceivers, advanced coded modulation (CM) schemes that can accommodate such high speeds and also meet low complexity, low-cost and low-latency requirements^[1] are desirable. 4-ary pulse amplitude modulation (PAM) is a crucial element in these CM schemes due to its good spectral efficiency delivered with simple direct detection^[2]. Another important element is forward error correction (FEC), which is a key enabler to maximize link budget and relaxing component specifications. Despite relative high power consumption, powerful soft-input FEC such as low-density parity-check (LDPC) codes appear to be a more appealing choice than hard-input FEC.

The high data rates imply worse inter-symbol interference (ISI). This can be resulted from IMDD optical links, or bandlimited components from existing interconnects. Currently, simple equalization schemes like feedforward equalization (FFE) and decision-feedback equalizers (DFE) can cancel ISI. However, DFE causes error propagation, leading to residual distortions in the equalized signal. The DFE error propagation is harmful to FEC decoding. When hard-input FEC is used, the decoding is negatively affected by the frequent appearance of consecutive errors per codeword^[3]. As for soft-input FEC, error propagation affects the log-likelihood ratio (LLR) distribution which strongly impairs the decoding performance^[4].

In the presence of DFE, mismatched LLRs are calculated by assuming only additive white Gaussian noise (AWGN) imposed on the equalized symbols. More sophisticated approaches such

as the Bahl-Cocke-Jelinek-Raviv algorithm^[5] or the soft-output Viterbi algorithm^{[6],[7]} can be used for accurate LLR output but at the cost of high complexity. Alternatively, the detrimental impact of error propagation can be alleviated by using bit-interleaving or precoding, as done, for instance, in the IEEE 802.3ca standard^[8]. However both these techniques have drawbacks: interleaving increases latency and cannot cope with mismatched LLRs^[4], whilst typically no soft-output is available with a precoding scheme. In fact, the impact of DFE error propagation can be analyzed by using a finite-state transition model describing the evolution of the decision errors. To evaluate bit error rate (BER) of FEC, several finite-state transition models have been proposed^{[3],[9]–[11]}.

In this paper, a scheme is proposed to improve the LLR calculation for DFE-equalized channels. The proposed scheme consists of two stages. First, a one-step state transition model within DFE tracks the state probabilities recursively. Second, the state probabilities are used in the LLR calculation. The proposed scheme outperforms both interleaving or precoding with mismatched LLRs in terms of post-FEC BER performance.

4PAM DFE State Tracking

In this paper, we consider a partial response (PR) channel with two-tap impulse response $[1, \alpha]$ as shown in Fig. 1, which is also considered in^[4]. At time instant i , the received symbol is given by

$$y_i = x_i + \alpha x_{i-1} + n_i, \quad (1)$$

where n_i stands for the AWGN with noise variance σ^2 , and $x_i \in \mathcal{X} = \{\pm 1, \pm 3\}$ (4-PAM). The minimum euclidean distance of \mathcal{X} is $d = 2$.

DFE cancels the ISI in y_i by exploiting the previous hard decision (HD) \hat{x}_{i-1} , i.e.,

$$\bar{y}_i = y_i - \alpha \hat{x}_{i-1}, \quad (2)$$




Fig. 1: Block diagram of PR channel transmission setup using state-tracking DFE and state demapper.

where \hat{x}_{i-1} is obtained by comparing \bar{y}_{i-1} using a three-level slicer $\{0, \pm d\}$. This decision operation is denoted as $\hat{x}_{i-1} = \mathcal{F}(\bar{y}_{i-1})$.

The error produced by DFE is $e_i = x_i - \hat{x}_i$, where $e_i \in \{0, \pm d, \pm 2d, \pm 3d\}$. After the DFE feedback (shown as a black loop in Fig. 1), e_i lead to different biased states for \bar{y}_i , which from (2) gives $\bar{y}_i = x_i + n_i + \alpha e_{i-1}$. For high signal-to-noise ratios (SNRs), the majority of errors occur between neighbouring symbols. Hence, the reduced set $e_{i-1} \in \mathcal{S} = \{-d, 0, d\}$ is considered in this paper. The resultant state is represented as $s_i \in \{l, c, r\}$, which stand for left-biased, center, and right-biased states, respectively.

The state probabilities conditioned on the previous equalized symbol are of our interests, and thus a vector \mathbf{P}_i is defined as

$$\mathbf{P}_i = [P(s_i | \bar{y}_{i-1}, \bar{y}_{i-2}, \dots)], s_i = l, c, r. \quad (3)$$

The summation of \mathbf{P}_i elements is 1. We assume $x_0 = 0$, and thus the first transmitted symbol x_1 does not experience ISI and $\mathbf{P}_1 = [0, 1, 0]$.

To track the evolution of the DFE states, we propose to use a finite-state machine as shown in Fig. 2. The nodes and edges indicate the states and their transitions. The state transition probability is defined as $P_{S|S} \triangleq P(s_i | \bar{y}_{i-1}, s_{i-1})$, which depends on the observation of \bar{y}_{i-1} and s_{i-1} . Two major loops in Fig. 2 characterize the DFE behaviour. The blue loop indicates an error-free output, where the state stays at c . The error propagation is captured by the red loop between l and r . In this loop, DFE will make decisions with a bias $\pm \alpha d$, and becomes more susceptible to an error. If the error propagation continues, the next state will be directed to the opposite side, forcing errors d and $-d$ occur in turn.

Based on the state transition model, \mathbf{P}_i then can be inferred recursively, i.e.,

$$\mathbf{P}_i = \mathbf{P}_{i-1} \mathbf{A}_{i-1}, \quad (4)$$

where \mathbf{A}_{i-1} is a matrix of $P_{S|S}$. Compared to standard DFE, state tracking only requires a recursive operation, as emphasized in blue in Fig. 1.

The key to the recursive inference is \mathbf{A}_{i-1} . We




Fig. 2: DFE state transition model. Error propagation is highlighted with red and error-free output with blue.

start by considering an intermediate matrix \mathbf{B}_{i-1} . By defining an offset ϕ , we assume a Gaussian distribution $\bar{y}_{i-1} \sim \mathcal{N}(\hat{x}_{i-1} + \phi, \sigma^2)$, and its probability density function (PDF) is denoted as $\varphi(\phi)$. When $\hat{x}_{i-1} = \pm 1$, \mathbf{B}_{i-1} is given by

$$\mathbf{B}_{i-1} = \begin{bmatrix} \varphi(d + \alpha d) & \varphi(\alpha d) & \varphi(-d + \alpha d) \\ \varphi(d) & \varphi(0) & \varphi(-d) \\ \varphi(d - \alpha d) & \varphi(-\alpha d) & \varphi(-d - \alpha d) \end{bmatrix}. \quad (5)$$

When \hat{x}_{i-1} is the outermost symbol, as there is no neighbouring symbol on either side, the error can only lead to one biased state. Therefore, when $\hat{x}_{i-1} = -3$ or 3 , the left or right column of \mathbf{B}_{i-1} in (5) is set to a zero column vector. Finally, \mathbf{A}_{i-1} is obtained by doing a row normalization on \mathbf{B}_{i-1} .

State Demapper

A typical soft demapper after DFE implicitly assumes the DFE is constantly in state c (correct decision on the previous symbol). After dropping the time index i , the resulting mismatched LLR is then given by

$$L_k = \log \frac{\sum_{x \in \mathcal{X}_k^1} f_{\bar{Y}|X}(\bar{y}|x)}{\sum_{x \in \mathcal{X}_k^0} f_{\bar{Y}|X}(\bar{y}|x)}, \quad (6)$$

where $k = 1, 2$, and $\mathcal{X}_k^b \subset \mathcal{X}$ are 4-PAM symbols labeled by a bit $b \in \{0, 1\}$ at position k . $f_{\bar{Y}|X}(\bar{y}|x)$ is the PDF given by the distribution $\bar{y} \sim \mathcal{N}(x, \sigma^2)$.

The state demapper takes advantage of the different state probabilities inferred by the state-tracking DFE and computes the LLR at time i as




Fig. 3: (a) Pre-FEC BER vs. SNR; (b) Pre-FEC BER vs. Post-FEC BER; (c) Post-FEC BER vs. SNR.

$$L_k^{\mathbf{S}} = \log \frac{\sum_{x \in \mathcal{X}_k^1} \sum_{s \in \mathcal{S}} f_{\bar{Y}|X,S}(\bar{y}|x,s) P(s|\bar{y}')}{\sum_{x \in \mathcal{X}_k^0} \sum_{s \in \mathcal{S}} f_{\bar{Y}|X,S}(\bar{y}|x,s) P(s|\bar{y}')}, \quad (7)$$

where $\bar{y}' = [\bar{y}_0, \bar{y}_1, \dots, \bar{y}_{i-1}]$ denotes the vector of past equalized symbols. In (7), $f_{\bar{Y}|X,S}(\bar{y}|x,s)$ is given by $\bar{y} \sim \mathcal{N}(x + \phi, \sigma^2)$, where $\phi = -\alpha d, 0, \alpha d$ for states l, c , and r , respectively.

Numerical Results

In this section, we numerically evaluate the performance of the state-tracking DFE together with state demapper, which is referred as STD. The system under consideration is the one depicted in Fig. 1, where $\alpha = 0.6$. Other schemes are also shown for comparison, including DFE, DFE with bit-interleaving (random interleaving across 4 codewords), and DFE with precoding. In addition, performance in the AWGN channel (ISI-free) is shown as a reference. The IEEE 802.3ca standard LDPC code is used with blocklength of 17664 bits and code rate 0.83. The decoder receives LLRs and performs belief propagation (BP) with 6 iterations. For precoding scheme, the demapper transforms each HD into a fixed LLR^[12]. For unitary signal power, the SNR is defined as $1/\sigma^2$.

We investigate the performance in three aspects: i) equalization; ii) improved demapping; iii) combined equalization, demapping, and decoding performance. The equalization effectiveness is shown in Fig. 3(a), where the pre-FEC BER vs. SNR is plotted. In the case of DFE with STD, pre-FEC BER is computed by making hard decisions on the LLRs in (7). For other schemes, bits are obtained by demapping hard decision symbols into bits. A gap over 1.1 dB is observed between the AWGN and the PR channel using DFE. Since interleaving has no effect on reducing pre-FEC BER, DFE with or without interleaving show the same equalizing ability. At a BER of 0.02, STD gains 0.17 dB for DFE due to the improved LLR accuracy. Precoding appears to be the most ef-

fective strategy to reduce pre-FEC errors, which gives an extra gain of 0.27 dB with respect to STD.

Fig. 3(b) shows post-FEC BER vs. pre-FEC BER. For soft-input FEC, the decoding ability largely depends on the LLR accuracy. When precoding is used, because the soft information of de-precoded symbols is not available, quantized LLRs are used and thus a significant performance degradation is observed. By removing error correlations, DFE with interleaving reduces post-FEC BER by one order of magnitude compared to DFE. Compared using interleaving, STD can decrease the post-FEC BER by more than three orders of magnitude (3.4×10^{-3}), performing closer to the AWGN scenario ($\times 16$ lower BER).

Finally, post-FEC BER vs. SNR is shown in Fig. 3(c). In combination of DFE, STD significantly outperforms interleaving and precoding schemes. Compared to interleaving, STD gives an extra gain of 0.76 dB for DFE at a BER of 10^{-6} . Although DFE with precoding reduces pre-FEC BER, its post-FEC performance is the worst due to the LLR quantization. Finally, a gap of 1.57 dB between the DFE with STD scheme and the AWGN performance can be observed.

Conclusions

We proposed a state-tracking DFE which recursively infers the probability of DFE output biased states in partial response channels such as those relevant for high-speed PAM optical systems in data center interconnects. The state probabilities are then used by a state demapper to compute improved LLRs. Numerical results show that by computing more accurate LLRs, significant gains after LDPC decoding are achieved compared to standard DFE, DFE with interleaving and DFE with precoding. The proposed scheme is an interesting option to improve the performance of soft-decision coded data center interconnects with limited increase in complexity. Complexity reduction, for instance via a PDF lookup table, is left for future investigation.

Acknowledgements: The work of K. Wu and A. Alvarado has received funding from the European Research Council (ERC) under the European Union's Horizon 2020 research and innovation programme (grant agreement No 757791), also from the Netherlands Organisation for Scientific Research via the VIDI Grant ICONIC (project number 15685). The work of G. Liga has received funding from the EuroTechPostdoc programme under the European Union's Horizon 2020 research and innovation programme (Marie Skłodowska grant agreement No 754462).

[12] L. Szczecinski and A. Alvarado, *Bit-interleaved coded modulation: fundamentals, analysis and design*. John Wiley & Sons, Feb. 2015. DOI: 10.1002/9781118694077.

References

- [1] K. Zhong, X. Zhou, J. Huo, C. Yu, C. Lu, and A. P. T. Lau, "Digital signal processing for short-reach optical communications: A review of current technologies and future trends", *J. Lightw. Technol.*, vol. 36, no. 2, pp. 377–400, Jan. 2018. DOI: 10.1109/jlt.2018.2793881.
- [2] V. Gaudet, "A survey and tutorial on contemporary aspects of multiple-valued logic and its application to microelectronic circuits", *IEEE J. Emerg. Sel. Topics in Circuits and Sys.*, vol. 6, no. 1, pp. 5–12, Mar. 2016. DOI: 10.1109/jetcas.2016.2528041.
- [3] A. Mahadevan, D. van Veen, N. Kaneda, A. Duque, A. d. L. van Wijngaarden, and V. Houtsma, "Hard-input FEC evaluation using Markov models for equalization-induced correlated errors in 50G PON", *J. Opt. Commun. Netw.*, vol. 13, no. 1, A100–A110, Dec. 2020. DOI: 10.1364/jocn.402593.
- [4] A. Mahadevan, Y. Lefevre, W. Lanneer, *et al.*, "Impact of DFE on soft-input LDPC decoding for 50G PON", in *Proc. Opt. Fiber Commun. Conf.*, San Francisco, CA, USA, Mar. 2021. DOI: 10.1364/ofc.2021.m3g.5.
- [5] L. Bahl, J. Cocke, F. Jelinek, and J. Raviv, "Optimal decoding of linear codes for minimizing symbol error rate", *IEEE Trans. Info. Theory*, vol. 20, no. 2, pp. 284–287, Mar. 1974. DOI: 10.1109/TIT.1974.1055186.
- [6] J. Hagenauer and P. Hoeher, "A Viterbi algorithm with soft-decision outputs and its applications", in *Proc. IEEE Global Telecommun. Conf. Exhib. 'Commun. Technol. Beyond'*, Dallas, TX, USA, Nov. 1989. DOI: 10.1109/glocom.1989.64230.
- [7] L. Gong, W. Xiaofu, and Y. Xiaoxin, "On SOVA for nonbinary codes", *IEEE Commun. Lett.*, vol. 3, no. 12, pp. 335–337, Dec. 1999. DOI: 10.1109/4234.809527.
- [8] "Standard for ethernet amendment 9: Physical layer specifications and management parameters for 25 Gb/s and 50 Gb/s passive optical networks", *IEEE P802.3ca*, Piscataway, NJ, USA, 2020. DOI: 10.1109/ieeestd.2020.9135000.
- [9] R. Narasimha, N. Warke, and N. Shanbhag, "Impact of DFE error propagation on FEC-based high-speed I/O links", in *Proc. IEEE Global Telecommun. Conf.*, Honolulu, HI, USA, Nov./Dec. 2009. DOI: 10.1109/GLOCOM.2009.5426027.
- [10] M. Yang, S. Shahramian, H. Shakiba, H. Wong, P. Krotnev, and A. C. Carusone, "Statistical BER analysis of wireline links with non-binary linear block codes subject to DFE error propagation", *Trans. Circuits Syst. I, Reg. Papers*, vol. 67, no. 1, pp. 284–297, Jan. 2020. DOI: 10.1109/TCSI.2019.2943569.
- [11] K. Kim, P. Kwon, and E. Alon, "Accurate statistical BER analysis of DFE error propagation in the presence of residual ISI", *Trans. Circuits Syst. II, Exp. Brief*, vol. 69, no. 2, pp. 619–623, Feb. 2022. DOI: 10.1109/TCSII.2021.3099767.