


Marios Neofytou
Doctoral Candidate
Integrated Circuits
Email: m.neofytou@tue.nl



Qualifications

Electrical engineering, Bachelor, University of Cyprus
5 Sept 2009 → 5 Aug 2014

Employment

Doctoral Candidate

Doctoral Candidate
Integrated Circuits
Eindhoven University of Technology
Eindhoven, Netherlands
1 Nov 2017 → 21 Jul 2020

Doctoral Candidate

Doctoral Candidate
Integrated Circuits
Eindhoven University of Technology
Eindhoven, Netherlands
1 Nov 2017 → 31 Oct 2021

University Researcher

University Researcher
Integrated Circuits
Eindhoven University of Technology
Eindhoven, Netherlands
1 Nov 2021 → 1 Jul 2022

Integrated Circuits

Eindhoven University of Technology
Eindhoven, Netherlands
1 Oct 2021 → 31 Oct 2021

Doctoral Candidate

Doctoral Candidate
Integrated Circuits
Eindhoven University of Technology
Eindhoven, Netherlands
6 Jul 2022 → 31 Dec 2022

Wideband Data Converters

Eindhoven University of Technology
Eindhoven, Netherlands
1 Sept 2015 → 31 Dec 2022

Student, Electrical Engineering M

Student, Single-loop Multi-bit Continuous Time Delta Sigma Modulator for 50dB of SNDR in 250MHz of Signal Bandwidth

Electrical Engineering
Eindhoven University of Technology
1 Sept 2015 → 31 Aug 2017

Doctoral Candidate

Doctoral Candidate
Integrated Circuits
Eindhoven University of Technology
Eindhoven, Netherlands
1 Jan 2023 → 31 Dec 2023

Research outputs

Systems and methods for processing errors in digital beamforming receivers

Athanasiadis, P., Doris, K., Neofytou, M. & Radulov, G. I., 14 Apr 2022, Patent No. US20220113373, 13 Oct 2020

Systems and methods for calibration of in-phase/quadrature (I/Q) modulators

Neofytou, M., Doris, K., Ganzerli, M., Radulov, G. I. & Athanasiadis, P., 18 Jan 2022, Patent No. US11228478, 13 Oct 2020, Priority No. US202017069669 20201013

A novel 2-Dimensional correction method for mm-Wave Cartesian I/Q Modulators

Neofytou, M., Athanasiadis, P., Ganzerli, M., Lont, M., Radulov, G. I. & Doris, K., 27 Apr 2021, *2021 IEEE International Symposium on Circuits and Systems, ISCAS 2021 - Proceedings*. IEEE/LEOS, 5 p. 9401408

Time Interleaved ADC mismatch error correction technique in I/Q Digital Beamforming Receivers

Athanasiadis, P., Neofytou, M., Ganzerli, M., Radulov, G. I. & Doris, K., 27 Apr 2021, *2021 IEEE International Symposium on Circuits and Systems, ISCAS 2021 - Proceedings*. Institute of Electrical and Electronics Engineers, p. 1-5 5 p. 9401645

A novel analysis of the beam squinting in wideband phased array digital I/Q transmitters

Manev, V., Neofytou, M., Radulov, G. & Doris, K., Sept 2020, *ECCTD 2020 - 24th IEEE European Conference on Circuit Theory and Design*. Institute of Electrical and Electronics Engineers, 4 p. 9218366

A 1.9 mW 250 MHz Bandwidth Continuous-Time $\Sigma\Delta$ Modulator for Ultra-Wideband Applications

Neofytou, M., Zhou, M., Bolatkale, M., Liu, Q., Zhang, C., Radulov, G., Baltus, P. & Breems, L., 26 Apr 2018, *2018 IEEE International Symposium on Circuits and Systems, ISCAS 2018 - Proceedings*. Piscataway: Institute of Electrical and Electronics Engineers, 5 p. 8351046

A 2 GHz 0.98 mW 4-bit SAR-based quantizer with ELD compensation in an UWB CT $\Sigma\Delta$ modulator

Zhou, M., Neofytou, M., Bolatkale, M., Liu, Q., Zhang, C., Cenci, P., Radulov, G., Baltus, P. & Breems, L., 26 Apr 2018, *2018 IEEE International Symposium on Circuits and Systems, ISCAS 2018 - Proceedings*. Piscataway: Institute of Electrical and Electronics Engineers, 5 p. 8350889

Projects