

Erik Jan Marinissen
Onderzoeker
Electronic Systems
E-mail: e.j.marinissen@tue.nl



Aanstellingen

Onderzoeker

Onderzoeker
Electronic Systems
Technische Universiteit Eindhoven
Eindhoven, Nederland
1 feb. 2015 → 21 jul. 2020

Student, Computer Science

Student, Automated test control block generation and minimization.
Mathematics and Computer Science
Technische Universiteit Eindhoven
1 sep. 1984 → 14 mrt. 1992

Onderzoeker

Onderzoeker
Electronic Systems
Technische Universiteit Eindhoven
Eindhoven, Nederland
1 feb. 2015 → 31 jan. 2021

Onderzoeker

Onderzoeker
Electronic Systems
Technische Universiteit Eindhoven
Eindhoven, Nederland
1 feb. 2021 → 31 jan. 2022

Onderzoeker

Onderzoeker
Electronic Systems
Technische Universiteit Eindhoven
Eindhoven, Nederland
1 feb. 2022 → 31 jan. 2024

Lecturer

High Tech Institute
Nederland
1 jan. 2016 → present

Principal Scientist

imec
Hasselt, België
1 okt. 2008 → present

Senior Principal Scientist

NXP Semiconductors
Eindhoven, Nederland
1 aug. 2006 → 30 sep. 2008

Principal Scientist

Philips Research Laboratories
Eindhoven, Nederland
1 mrt. 1992 → 31 jul. 2006

Onderzoeksoutput

A Bypassable Scan Flip-Flop for Low Power Testing with Data Retention Capability

Cao, X., Jiao, H. & Marinissen, E. J., 1 feb. 2022, In: IEEE Transactions on Circuits and Systems II: Express Briefs. 69, 2, blz. 554-558 5 blz., 9481937.

Speeding up Cell-Aware Library Characterization by Preceding Simulation with Structural Analysis

Lorenzelli, F., Gao, Z., Swenton, J., Malagi, S. & Marinissen, E. J., 29 jun. 2021, *2021 IEEE European Test Symposium (ETS)*. Institute of Electrical and Electronics Engineers, 6 blz. 9465469

Reducing Library Characterization Time for Cell-aware Test while Maintaining Test Quality

Gao, Z., Hu, M. C., Malagi, S., Swenton, J., Huisken, J., Goossens, K. & Marinissen, E. J., 26 mei 2021, In: Journal of Electronic Testing: Theory and Applications (JETTA). 37, 2, blz. 161-189 29 blz., <https://doi.org/10.1007/s10836-021-05943-3>.

Tightening the Mesh Size of the Cell-Aware ATPG Net for Catching All Detectable Weakest Faults

Hu, M. C., Gao, Z., Malagi, S., Swenton, J., Huisken, J., Goossens, K., Wu, C. W. & Marinissen, E. J., 26 mei 2020, *Proceedings 2020 IEEE European Test Symposium, ETS 2020*. Piscataway: Institute of Electrical and Electronics Engineers, 6 blz. 9131567

Application of cell-aware test on an advanced 3nm CMOS technology library

Gao, Z., Malagi, S., Hu, M. C., Swenton, J., Baert, R., Huisken, J., Chehab, B., Goossens, K. & Marinissen, E. J., nov. 2019, *2019 IEEE International Test Conference, ITC 2019*. Piscataway: Institute of Electrical and Electronics Engineers, 6 blz. 9000164

Optimization of cell-aware ATPG results by manipulating library cells' defect detection matrices

Gao, Z., Hu, M. C., Swenton, J., Malagi, S., Huisken, J., Goossens, K. & Marinissen, E. J., 1 sep. 2019, *Proceedings - 2019 IEEE International Test Conference in Asia, ITC-Asia 2019*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 91-96 6 blz. 8871851

Defect-location identification for cell-aware test

Gao, Z., Malagi, S., Marinissen, E. J., Swenton, J., Huisken, J. & Goossens, K., 6 mei 2019, *LATS 2019 - 20th IEEE Latin American Test Symposium*. Piscataway: Institute of Electrical and Electronics Engineers, 6 blz. 8704561

3D test: no longer a bottleneck!

Marinissen, E. J., 8 mrt. 2019, In: 3DInCites: The First Decade. 1, 1, blz. 21-26 + 60 7 blz.

Handbook of 3D integration: Volume 4: Design, test, and thermal management

Franzon, P. D. (redactie), Marinissen, E. J. (redactie) & Bakir, M. S. (redactie), 1 mrt. 2019, Weinheim: Wiley-VCH Verlag. 470 blz.

3D design-for-test architecture

Marinissen, E. J., Konijnenburg, M., Verbree, J., Chi, C.-C., Deutsch, S., Papameletis, C., Burgherr, T., Shubin, K., Keller, B. L., Chickermane, V. & Goel, S. K., 8 feb. 2019, *Handbook of 3D integration: volume 4: design, test, and thermal management*. Franzon, P. D., Marinissen, E. J. & Bakir, M. S. (redacties). Weinheim: Wiley-VCH Verlag, blz. 253-280 28 blz.

Cost modeling for 2.5D and 3D stacked ICs

Taouil, M., Hamdioui, S. & Marinissen, E. J., 8 feb. 2019, *Handbook of 3D integration: volume 4: design, test, and thermal management*. Franzon, P. D., Marinissen, E. J. & Bakir, M. S. (redacties). Weinheim: Wiley-VCH Verlag, blz. 189-208 20 blz.

IEEE Std P1838: 3D test access standard under development

Cron, A., Marinissen, E. J., Goel, S. K., McLaurin, T. & Bhatia, S., 8 feb. 2019, *Handbook of 3D integration: volume 4: design, test, and thermal management*. Franzon, P. D., Marinissen, E. J. & Bakir, M. S. (redacties). Weinheim: Wiley-VCH Verlag, blz. 301-323 23 blz.

Optimization of test-access architectures and test scheduling for 3D ICs

Deutsch, S., Noia, B., Chakrabarty, K. & Marinissen, E. J., 8 feb. 2019, *Handbook of 3D integration: volume 4: design, test, and thermal management*. Franzon, P. D., Marinissen, E. J. & Bakir, M. S. (redacties). Weinheim: Wiley-VCH Verlag, blz. 281-300 20 blz.

Pre-bond testing through direct probing of large-array fine-pitch micro-bumps

Marinissen, E. J., De Wachter, B., Kiesewetter, J. & Smith, K., 8 feb. 2019, *Handbook of 3D integration: volume 4: design, test, and thermal management*. Franzon, P. D., Marinissen, E. J. & Bakir, M. S. (redacties). Weinheim: Wiley-VCH Verlag, blz. 231-252 22 blz.

Test and debug strategy for TSMC CoWoS® stacking process-based heterogeneous 3D-IC: a silicon study

Goel, S. K., Adham, S., Wang, M.-J., Lee, F., Chickermane, V., Keller, B. L., Valind, T. & Marinissen, E. J., 8 feb. 2019, *Handbook of 3D integration: volume 4: design, test, and thermal management*. Franzon, P. D., Marinissen, E. J. & Bakir, M. S. (redacties). Weinheim: Wiley-VCH Verlag, blz. 325-346 22 blz.

Electrical modeling of STT-MRAM defects

Wu, L., Taouil, M., Rao, S., Marinissen, E. J. & Hamdioui, S., 23 jan. 2019, *International Test Conference 2018, ITC 2018 - Proceedings*. Piscataway: Institute of Electrical and Electronics Engineers, 10 blz. 8624749

On-chip toggle generators to provide realistic conditions during test of digital 2D-SoCs and 3D-SICs

Katselas, L., Hatzopoulos, A., Jiao, H., Papameletis, C. & Marinissen, E. J., 30 okt. 2018, *International Test Conference 2018, ITC 2018 - Proceedings*. Piscataway: Institute of Electrical and Electronics Engineers, 9 blz. 8624803

Solutions to multiple probing challenges for test access to multi-die stacked integrated circuits

Marinissen, E. J., Fodor, F., Podpod, A., Stucchi, M., Jian, Y.-R. & Wu, C.-W., 30 okt. 2018, *2018 IEEE International Test Conference (ITC)*. Piscataway: Institute of Electrical and Electronics Engineers, 10 blz. 8624731

High density and high-bandwidth chip-to-chip connections with 20µm pitch flip-flop chip on fan-out wafer level package

Podpod, A., Velenis, D., Phommahaxay, A., Bex, P., Fodor, F., Marinissen, E. J., Rebibis, K. J., Miller, A., Beyer, G. & Beyne, E., 25 okt. 2018, *2018 International Wafer Level Packaging Conference, IWLPAC 2018*. Piscataway: Institute of Electrical and Electronics Engineers, 5 blz. 8573262

Automatic generation of in-circuit tests for board assembly defects

van Schaaijk, H., Spierings, M. & Marinissen, E. J., 15 aug. 2018, *Proceedings - 2nd IEEE International Test Conference in Asia, ITC-Asia 2018*. Institute of Electrical and Electronics Engineers, blz. 13-18 6 blz. 8462941

Automatic generation of in-circuit tests for board assembly defects

van Schaaijk, H., Spierings, M. & Marinissen, E. J., 29 mei 2018, *Proceedings - 2018 23rd IEEE European Test Symposium, ETS 2018*. Piscataway: Institute of Electrical and Electronics Engineers, 2 blz.

IEEE Std P1838's flexible parallel port and its specification with Google's protocol buffers

Li, Y., Shao, M., Jiao, H., Cron, A., Bhatia, S. & Marinissen, E. J., 29 mei 2018, *Proceedings - 2018 23rd IEEE European Test Symposium, ETS 2018*. Piscataway: Institute of Electrical and Electronics Engineers, 6 blz. 8400690

Embedded toggle generator to provide realistic test conditions during test of digital 2D-SoCs and 3D-SICs
Katselas, L., Hatzopoulos, A., Jiao, H., Papameletis, C. & Marinissen, E. J., 8 mei 2018, *CDNLive EMEA 2018*.

Cell-aware test: significant test quality improvement at affordable cost
Gao, Z., Marinissen, E. J., Huisken, J., Goossens, K., Wisnesky, C. & Swenton, J., 7 mei 2018.

Developing silicon photonics technologies with a wafer-level test station
de Coster, J., Marinissen, E. J., van Campenhout, J., Bolt, B. & Rishavy, D., 1 apr. 2018, In: imec Magazine.

Developing silicon photonics technologies with a wafer-level test station
de Coster, J., Van Campenhout, J., Marinissen, E. J. & Bolt, B., 5 feb. 2018, In: Photonics Online.

Embedded toggle generator to control the switching activity during test of digital 2D-SoCs and 3D-SICs
Katselas, L., Athanasiadis, A., Hatzopoulos, A., Jiao, H., Papameletis, C. & Marinissen, E. J., 27 sep. 2017, *Proceedings of IEEE International Symposium on Power and Timing Modeling, Optimization, and Simulation 2017*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 1-8 8 blz.

Probing device for testing integrated circuits
Marinissen, E. J., Wang, T. & Beyne, E., 30 jun. 2017, IPC-nummer G01R 1/ 073 A I, Octrooi Nr. CN106908632, Prioriteitsdatum 23 dec. 2015, Prioriteitsnummer EP20150202281

Probing device for testing integrated circuits
Wang, T., Marinissen, E. J. & Beyne, E., 28 jun. 2017, IPC-nummer G01R 1/ 073 A I, Octrooi Nr. EP3185026, Prioriteitsdatum 23 dec. 2015, Prioriteitsnummer EP20150202281

Guest editor' introduction: Design & test of a high-volume 3-D stacked graphics processor with high-bandwidth memor
Marinissen, E. J. & Zorian, Y., feb. 2017, In: *IEEE Design & Test* . 34, 1, blz. 6-7 2 blz., 7815466.

Corrections
Papameletis, C., Keller, B., Chickermane, V., Hamdioui, S. & Marinissen, E. J., 20 okt. 2016, In: *IEEE Design & Test* . 33, 6, blz. 94 1 blz.

IEEE Std P1838: DfT standard-under-development for 2.5D-, 3D-, and 5.5D-SICs
Marinissen, E. J., McLaurin, T. & Jiao, H., 22 jul. 2016, *Proceedings 2016 21st IEEE European Test Symposium, ETS 2016, 23-26 May 2016, Amsterdam, The Netherlands*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 1-10 7519330

IoT: source of test challenges
Marinissen, E. J., Zorian, Y., Konijnenburg, M., Huang, C-T., Hsieh, P-H., Cockburn, P., Delvaux, J., Rozic, V., Yang, B., Singelee, D., Verbauwhede, I., Mayor, C., Van Rijsinge, R. & Reyes, C., 22 mei 2016, *Proceedings - 2016 21st IEEE European Test Symposium, ETS 2016*. Piscataway: Institute of Electrical and Electronics Engineers, 10 blz. 7519331

Guest editors introduction: robust 3-D stacked ICs
Khursheed, S., Vivet, P., Hopsch, F. & Marinissen, E. J., 2016, In: *IEEE Design & Test* . 33, 3, blz. 6-7

Test-station for flexible semi-automatic wafer-level silicon photonics testing
De Coster, J., De Heyn, P., Pantouvaki, M., Snyder, B., Chen, H., Marinissen, E. J., Absil, P., van Campenhout, J. & Bolt, B., 2016, *Proceedings, 2016 21st IEEE European Test Symposium (ETS) :ETS 2016 : May 23rd-26th 2016, Amsterdam, the Netherlands*. Piscataway: Institute of Electrical and Electronics Engineers, 6 blz.

A DfT architecture and tool flow for 3D-SICs with test data compression, embedded cores, and multiple towers
Papameletis, C., Keller, B., Chickermane, V., Hamdioui, S. & Marinissen, E. J., 1 jul. 2015, In: *IEEE Design & Test* . 32, 4, blz. 40-48

At-speed testing of inter-die connections of 3D-SICs in the presence of shore logic

Shibin, K., Chickermane, V., Keller, B., Papameletis, C. & Marinissen, E. J., 2015, *IEEE 24th Asian Test Symposium, Mumbai, 22-25 November 2015*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 79-84

Cost components for 3D system integration

Velenis, D., Detalle, M., Van Huylbroeck, S., Jourdain, A., Phommahaxay, A., Slabbekoorn, J., Wang, T., Marinissen, E. J., Rebibis, K. J., Miller, A., Beyer, G. & Beyne, E., 18 nov. 2014, *Proceedings of the 5th Electronics System-Integration Technology Conference, ESTC 2014*. Piscataway: Institute of Electrical and Electronics Engineers, 5 blz. 6962730

Two-step interconnect testing of semiconductor dies

Ryckaert, J., Marinissen, E. J. & Linten, D., 15 okt. 2014, IPC-nummer H01L 25/ 065 A I, Octrooi Nr. EP2790027, Prioriteitsdatum 8 apr. 2013, Prioriteitsnummer EP20130162824

Two-step interconnect testing of semiconductor dies

Ryckaert, J., Marinissen, E. J. & Linten, D., 9 okt. 2014, IPC-nummer H01L 21/ 66 A I, Octrooi Nr. US2014300379, Prioriteitsdatum 8 apr. 2013, Prioriteitsnummer EP20130162824

Transition delay detector for interconnection test

Goel, S. K. & Marinissen, E. J., 12 mei 2014, IPC-nummer H01L 25/ 18 A I, Octrooi Nr. JP2014085348, Prioriteitsdatum 19 okt. 2012, Prioriteitsnummer EP20120189267

Transition delay detector for interconnect test

Goel, S. K. & Marinissen, E. J., 7 mei 2014, IPC-nummer G01R 31/ 317 A I, Octrooi Nr. CN103777090, Prioriteitsdatum 19 okt. 2012, Prioriteitsnummer EP20120189267

Transition delay detector for interconnect test

Goel, S. K. & Marinissen, E. J., 24 apr. 2014, IPC-nummer G01R 31/ 26 A I, Octrooi Nr. US2014111243, Prioriteitsdatum 19 okt. 2012, Prioriteitsnummer EP20120189267

Transition delay detector for interconnect test

Goel, S. K. & Marinissen, E. J., 23 apr. 2014, IPC-nummer G01R 31/ 3185 A I, Octrooi Nr. EP2722680, Prioriteitsdatum 19 okt. 2012, Prioriteitsnummer EP20120189267

Controlled toggle rate of non-test signals during modular scan testing of an integrated circuit

Marinissen, E. J. & Deutsch, S., 20 mrt. 2014, IPC-nummer G06F 11/ 263 A I, Octrooi Nr. US2014082421, Prioriteitsdatum 14 sep. 2012, Prioriteitsnummer US201213619248

Controlled toggle rate of non-test signals during modular scan testing of an integrated circuit

Marinissen, E. J. & Deutsch, S., 19 mrt. 2014, IPC-nummer G01R 31/ 3185 A I, Octrooi Nr. EP2708906, Prioriteitsdatum 14 sep. 2012, Prioriteitsnummer US201213619248

Creating options for 3D-SIC testing

Marinissen, E. J., apr. 2013, *VLSI Design, Automation, and Test (VLSI-DAT), 2013 International Symposium*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 17-23 7 blz.

Test access architecture for TSV-based 3D stacked ICS

Marinissen, E. J., Verbree, J., Konijnenburg, M. & Chi, C-C., 24 jan. 2013, IPC-nummer G01R 31/ 3177 A I, Octrooi Nr. US2013024737, Prioriteitsdatum 25 sep. 2012, Prioriteitsnummer US201213626538

Test access architecture for TSV-based 3D stacked ICS

Marinissen, E. J., Verbree, J., Konijnenburg, M. & Chi, C-C., 16 jan. 2013, IPC-nummer G01R 31/ 3185 A I, Octrooi Nr. KR20130006457, Prioriteitsdatum 28 mrt. 2011, Prioriteitsnummer WO2011EP54722

Test access architecture for interposer-based 3D die stacks

Marinissen, E. J. & Chi, C-C., 10 jan. 2013, IPC-nummer G01R 31/ 3185 A I, Octrooi Nr. WO2013004836, Prioriteitsdatum 6 jul. 2011, Prioriteitsnummer US201161505030P

Fault mode circuits

Badaroglu, M., Marinissen, E. J. & Marchal, P., 3 jan. 2013, IPC-nummer G01R 31/ 02 A I, Octrooi Nr. US2013002272, Prioriteitsdatum 30 jun. 2011, Prioriteitsnummer US201113174617

Fault mode circuits

Badaroglu, M., Marchal, P. & Marinissen, E. J., 2 jan. 2013, IPC-nummer G01R 31/ 3185 A I, Octrooi Nr. EP2541415, Prioriteitsdatum 30 jun. 2011, Prioriteitsnummer EP20110172202

On-chip testing using time-to-digital conversion

Minas, N. & Marinissen, E. J., 2 feb. 2012, IPC-nummer G01R 27/ 02 A I, Octrooi Nr. US2012025846, Prioriteitsdatum 29 jul. 2011, Prioriteitsnummer US201113194818

A DfT architecture for 3D-SICs based on a standardizable die wrapper

Marinissen, E. J., Chi, C. C., Konijnenburg, M. & Verbree, J., 1 feb. 2012, In: *Journal of Electronic Testing : Theory and Applications*. 28, 1, blz. 73-92 20 blz.

On-chip testing using time-to-digital conversion

Minas, N. & Marinissen, E. J., 1 feb. 2012, IPC-nummer G01R 31/ 02 A I, Octrooi Nr. EP2413150, Prioriteitsdatum 30 jul. 2010, Prioriteitsnummer US20100369633P

EDA solutions to new-defect detection in advanced process technologies

Marinissen, E. J., Vandling, G., Goel, S. K., Hapke, F., Rivers, J., Mittermaier, N. & Bahl, S., 2012, *2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 123-128

Test access architecture for TSV-based 3D stacked ICs

Marinissen, E. J., Verbree, J., Konijnenburg, M. & Chi, C-C., 5 okt. 2011, IPC-nummer G01R 31/ 3185 A I, Octrooi Nr. EP2372379, Prioriteitsdatum 29 mrt. 2010, Prioriteitsnummer US20100318680P

Test access architecture for TSV-based 3D stacked ICs

Marinissen, E. J., Verbree, J., Konijnenburg, M. & Chi, C-C., 29 sep. 2011, IPC-nummer G01R 31/ 3185 A I, Octrooi Nr. WO2011117418, Prioriteitsdatum 20 sep. 2010, Prioriteitsnummer EP20100177675

Method and device for testing TSVs in a 3D chip stack

van der Plas, G., Marinissen, E. J., Minas, N. & Marchal, P., 5 mei 2011, IPC-nummer H01L 23/ 528 A I, Octrooi Nr. US2011102011, Prioriteitsdatum 27 sep. 2010, Prioriteitsnummer US20100891658

Method and device for testing TSVs in a 3D chip stack

van der Plas, G., Marinissen, E. J., Minas, N. & Marchal, P., 30 mrt. 2011, IPC-nummer G01R 31/ 3185 A I, Octrooi Nr. EP2302403, Prioriteitsdatum 28 sep. 2009, Prioriteitsnummer US20090246458P

3D DfT architecture for pre-bond and post-bond testing

Marinissen, E. J., Chi, C. C., Verbree, J. & Konijnenburg, M., 1 dec. 2010, *IEEE 3D System Integration Conference 2010, 3DIC 2010*. 5751450

Challenges in testing TSV-based 3D stacked ICs: test flows, test contents, and test access

Marinissen, E. J., dec. 2010, *2010 IEEE Asia Pacific Conference on Circuits and Systems*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 544-547 4 blz.

Test cost analysis for 3D die-to-wafer stacking

Taouil, M., Hamdioui, S., Beenakker, K. & Marinissen, E. J., dec. 2010, *19th IEEE Asian Test Symposium (ATS), 2010 1-4 December 2010*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 435-441

Testing of an integrated circuit that contains secret information

Marinissen, E. J., Goel, S. K., Nieuwland, A. K., Vermeulen, H. G. H. & Vranken, H. P. E., 21 okt. 2010, IPC-nummer G01R 31/ 02 A I, Octrooi Nr. US2010264932, Prioriteitsdatum 9 aug. 2006, Prioriteitsnummer WO2006IB52746

Testing of an integrated circuit that contains secret information

Nieuwland, A. K., Goel, S. K., Marinissen, E. J., Vermeulen, H. G. H. & Vranken, H. P. E., 2 sep. 2010, IPC-nummer G06F 11/ 25 A I, Octrooi Nr. US2010223515, Prioriteitsdatum 9 aug. 2006, Prioriteitsnummer WO2006IB52748

Testing of an integrated circuit that contains secret information

Nieuwland, A. K., Goel, S. K., Marinissen, E. J., Vermeulen, H. G. H. & Vranken, H. P. E., 15 jun. 2010, IPC-nummer G01R 31/ 317 A I, Octrooi Nr. AT468541T, Prioriteitsdatum 9 aug. 2006, Prioriteitsnummer WO2006IB52748

A structured and scalable test access architecture for TSV-based 3D stacked ICs

Marinissen, E. J., Verbree, J. & Konijnenburg, M., 29 apr. 2010, *Proceedings - 28th IEEE VLSI Test Symposium, VTS10*. Institute of Electrical and Electronics Engineers, blz. 269-274 6 blz. 5469556

Adapting to adaptive testing

Marinissen, E. J., Singh, A., Glotter, D., Esposito, M., Carulli Jr., J. M., Nahar, A., Butler, K. M., Appello, D. & Portelli, C., mrt. 2010, *2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 556-561

Testing TSV-based three-dimensional stacked ICs

Marinissen, E. J., mrt. 2010, *2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 1689-1694

Bandwidth analysis of functional interconnects used as test access mechanism

Berg, van den, A., Ren, P., Marinissen, E. J., Gaydadjiev, G. N. & Goossens, K. G. W., 2010, In: *Journal of Electronic Testing : Theory and Applications*. 26, 4, blz. 453-464 12 blz.

On scan chain diagnosis for intermittent faults

Adolfsson, D., Siew, J., Marinissen, E. J. & Larsson, E., 1 dec. 2009, *Proceedings of the 18th Asian Test Symposium, ATS 2009*. Institute of Electrical and Electronics Engineers, blz. 47-54 8 blz. 5359415

Testing 3D chips containing through-silicon vias

Marinissen, E. J. & Zorian, Y., nov. 2009, *2009 International Test Conference*. Piscataway: Institute of Electrical and Electronics Engineers, 11 blz. ET1.1

Impact of 3D design choices on manufacturing cost

Velenis, D., Stucchi, M., Marinissen, E. J., Swinnen, B. & Beyne, E., sep. 2009, *2009 IEEE International Conference on 3D System Integration*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 146-150 5 blz.

Guest editors' introduction: the status of IEEE Std 1500-Part 2

Marinissen, E. J. & Zorian, Y., mei 2009, In: *IEEE Design and Test of Computers*. 26, 3, blz. 4-4

Test data volume comparison: monolithic vs. modular SoC testing

Sinanoglu, O., Marinissen, E. J., Sehgal, A., Fitzgerald, J. & Rearick, J., mei 2009, In: *IEEE Design and Test of Computers*. 26, 3, blz. 25-37 13 blz.

Testing of an integrated circuit that contains secret information

Marinissen, E. J., Goel, S. K., Nieuwland, A. K., Vermeulen, H. G. H. & Vranken, H. P. E., 15 apr. 2009, IPC-nummer G01R 31/ 3185 A I, Octrooi Nr. AT427501T, Prioriteitsdatum 10 aug. 2005, Prioriteitsnummer EP20050107361

Testing of SoCs with hierarchical cores: common fallacies, test access optimization, and test scheduling

Goel, S. K., Marinissen, E. J., Sehgal, A. & Chakrabarty, K., mrt. 2009, In: IEEE Transactions on Computers. 58, 3, blz. 409-423

Guest Editors' introduction: the status of IEEE Std 1500

Marinissen, E. J. & Zorian, Y., jan. 2009, In: IEEE Design and Test of Computers. 26, 1, blz. 6-7

IEEE Std 1500 enables modular SoC testing

Marinissen, E. J. & Zorian, Y., jan. 2009, In: IEEE Design and Test of Computers. 26, 1, blz. 8-16

Testing of an integrated circuit that contains secret information

Goel, S. K., Vranken, H. P. E., Marinissen, E. J., Nieuwland, A. & Vermeulen, H. G., 6 aug. 2008, IPC-nummer G01R 31/ 3185 A I, Octrooi Nr. CN101238382, Prioriteitsdatum 9 aug. 2006, Prioriteitsnummer WO20061B52746

Analysis of the test data volume reduction benefit of modular SOC testing

Sinanoglu, O. & Marinissen, E. J., 2008, *2008 Design, Automation and Test in Europe* . Piscataway: Institute of Electrical and Electronics Engineers, blz. 182-187 6 blz.

Bandwidth analysis for reusing functional interconnect as test access mechanism

van den Berg, A., Ren, P., Marinissen, E. J., Gaydadjiev, G. N. & Goossens, K. G. W., 2008, *2008 13th European Test Symposium*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 21-26 6 blz.

Bugs, moths, grasshoppers, and whales

Marinissen, E. J., 2008, In: IEEE Design and Test of Computers. 25, 3, blz. 288-288

Guest editors' introduction: addressing the challenges of debug and diagnosis

Aitken, R. C. & Marinissen, E. J., 2008, In: IEEE Design and Test of Computers. 25, 3, blz. 206-207

Will test compression run out of gas?

Goel, S. K. & Marinissen, E. J., 2008, *2008 IEEE International Test Conference* . Piscataway: Institute of Electrical and Electronics Engineers, blz. 1019-1019

Silicon debug and diagnosis: editorial

Marinissen, E. J. & Nicolici, N., nov. 2007, In: IET Computers and Digital Techniques. 1, 6, blz. 659-660

Test architecture and method

Marinissen, E. J. & Waayers, T. F., 6 sep. 2007, IPC-nummer G01R 31/ 3185 A I, Octrooi Nr. US2007208970, Prioriteitsdatum 13 jan. 2005, Prioriteitsnummer WO20051B50153

Selected best papers from ETS'06

Landrault, C. & Marinissen, E. J., mei 2007, In: IET Computers and Digital Techniques. 1, 3, blz. 145-145

Design and DfT of a high-speed area-efficient embedded asynchronous FIFO

Wielage, P., Marinissen, E. J., Altheimer, M. & Wouters, C., 2007, *2007 Design, Automation & Test in Europe Conference & Exhibition* . Piscataway: Institute of Electrical and Electronics Engineers, blz. 853-858 6 blz.

Embedded multi-detect ATPG and its effect on the detection of unmodeled defects

Geuzebroek, J., Marinissen, E. J., Majhi, A., Glowatz, A. & Hapke, F., 2007, *2007 IEEE International Test Conference*. Piscataway: Institute of Electrical and Electronics Engineers, 10 blz. 30.3

ITC 2006 panels

Stolichny, C., Kapur, R., Marinissen, E. J., Goel, S. K., Gold, A., Rajsuman, R., Taneja, S. & Menon, S., 2007, In: IEEE Design and Test of Computers. 24, 1, blz. 94-96

Test quality analysis and improvement for an embedded asynchronous FIFO

Dubois, T., Marinissen, E. J., Azimane, M., Wielage, P., Larsson, E. & Wouters, C., 2007, *2007 Design, Automation & Test in Europe (DATE) Conference & Exhibition*. Piscataway: Institute of Electrical and Electronics Engineers, 6 blz. 4211910

Wrapper design for the reuse of a bus, network-on-chip, or other functional interconnect as test access mechanism

Amory, A. M., Goossens, K. G. W., Marinissen, E. J., Lubaszewski, M. & Moraes, F., 2007, In: IET Computers and Digital Techniques. 1, 3, blz. 197-206

Automatic test pattern generation

Marinissen, E. J., Vermeulen, H. G. H. & Hollmann, H. D. L., 16 nov. 2006, IPC-nummer G06F 11/ 00 A I, Octrooi Nr. US2006259842, Prioriteitsdatum 19 mei 2004, Prioriteitsnummer WO2004IB50751

Automatic test pattern generation

Marinissen, E. J., Vermeulen, H. G. H. & Hollmann, H. D. L., 16 nov. 2006, IPC-nummer G01R 31/ 3183 A I, Octrooi Nr. US2006259835, Prioriteitsdatum 19 mei 2004, Prioriteitsnummer WO2004IB50749

Core test control

Dingemanse, J. D., Marinissen, E. J., Wouters, R., Lousberg, G. E. A., Bos, G. A. A. & Arendsen, G., 24 aug. 2006, IPC-nummer G01R 31/ 3187 A I, Octrooi Nr. DE69833123T, Prioriteitsdatum 12 okt. 1998, Prioriteitsnummer WO1998IB01601

On-chip test infrastructure design for optimal multi-site testing

Goel, S. K. & Marinissen, E. J., 1 jan. 2006, *System-on-Chip: next generation electronics*. Al-Hashimi, B. (redactie). Institution of Engineering and Technology (IET), blz. 791-820 30 blz.

Hierarchy-aware and area-efficient test infrastructure design for core-based system chips

Sehgal, A., Goel, S. K., Marinissen, E. J. & Chakrabarty, K., 2006, *Proceedings Design, Automation and Test in Europe, 2006. DATE '06*. Piscataway: Institute of Electrical and Electronics Engineers, 6 blz. 01656892

Wrapper design for the reuse of networks-on-chip as test access mechanism

Amory, A. M., Goossens, K. G. W., Marinissen, E. J., Lubaszewski, M. & Moraes, F., 2006, *11th IEEE European Test Symposium, ETS 2006, 21 May 2006 through 21 May 2006, Southampton*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 213-218

Zero defect: mission impossible?

Marinissen, E. J. & Goel, S. K., 2006, *2006 IEEE International Test Conference*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 1071-1071

Microelectronics and test in "The New Europe" - challenges and opportunities in research and industry

Marinissen, E. J., nov. 2005, In: IEEE Design and Test of Computers. 22, 6, blz. 598-598 1 blz.

Optimisation of on-chip design-for-test infrastructure for maximal multi-site test throughput

Goel, S. K. & Marinissen, E. J., mei 2005, In: IEE Proceedings - Computers and Digital Techniques. 152, 3, blz. 442-456

Security versus test quality: can we only have one at a time?

Marinissen, E. J., mrt. 2005, In: IEEE Design and Test of Computers. 22, 2, blz. 186-186

Optimal interconnect ATPG under a ground-bounce constraint

Hollmann, H. D. L., Marinissen, E. J. & Vermeulen, B., feb. 2005, In: Journal of Electronic Testing : Theory and Applications. 21, 1, blz. 17-31

Redundancy modelling and array yield analysis for repairable embedded memories

Sehgal, A., Dubey, A., Marinissen, E. J., Wouters, C., Vranken, H. P. E. & Chakrabarty, K., jan. 2005, In: IEE Proceedings - Computers and Digital Techniques. 152, 1, blz. 97-106

Challenges in embedded memory design and test

Marinissen, E. J., Prince, B., Keitel-Schulz, D. & Zorian, Y., 2005, *Design, automation and test in Europe*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 722-727

IEEE Std 1500 compliant infrastructure for modular SOC testing

Waayers, T. F., Marinissen, E. J. & Lousberg, M., 2005, *14th Asian Test Symposium (ATS'05)*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 450-450

On-chip test infrastructure design for optimal multi-site testing of system chips

Goel, S. K. & Marinissen, E. J., 2005, *Design, Automation and Test in Europe (DATE 2005)*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 44-49

Test scheduling for modular SOCs in an abort-on-fail environment

Ingelsson, U., Goel, S. K., Larsson, E. & Marinissen, E. J., 2005, *European Test Symposium (ETS'05)*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 8-13

Method of testing a memory

Marinissen, E. J., Lousberg, G. E. A. & Wielage, P., 7 dec. 2004, IPC-nummer G11C 29/ 44 A I, Octrooi Nr. US6829736, Prioriteitsdatum 8 sep. 2000, Prioriteitsnummer WO2000EP08848

Test infrastructure design for the NexperiaTM home platform PNX8550 system chip

Goel, S. K., Chiu, K., Marinissen, E. J., Nguyen, T. & Oostdijk, S., 1 dec. 2004, *Design, Automation and Test in Europe Conference and Exhibition, DATE 2004*. Lindwer, M., Gerousis, V. & Fifueras, J. (redacties). Piscataway: Institute of Electrical and Electronics Engineers, Vol. 3. blz. 108-113 6 blz. 1269215

Method and apparatus for testing a memory array using compressed responses

Marinissen, E. J., Lousberg, G. E. A. & Wielage, P., 13 apr. 2004, IPC-nummer G11C 29/ 44 A I, Octrooi Nr. US6721911, Prioriteitsdatum 22 jul. 1999, Prioriteitsnummer EP19990202416

IEEE P1500-compliant test wrapper design for hierarchical cores

Sehgal, A., Goel, S. K., Marinissen, E. J. & Chakrabarty, K., 2004, *2004 International Conference on Test*. Piscataway, blz. 1203-1212

Infrastructure for modular SOC testing

Marinissen, E. J. & Waayers, T. F., 2004, *Proceedings of the IEEE 2004 Custom Integrated Circuits Conference*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 671-678 8 blz.

Security vs. test quality: can we really only have one at a time?

Marinissen, E. J., 2004, *2004 International Conference on Test*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 1411-1411

Test resource management and scheduling for modular manufacturing test of SOCS

Goel, S. K. & Marinissen, E. J., 2004, *Algorithms in ambient intelligence*. Verhaegh, W. F. J., Aarts, E. H. L. & Korst, J. H. M. (redacties). Dordrecht: Kluwer Academic Publishers, blz. 311-336 (Philips Research Book Series; nr. 2).

Trends in testing integrated circuits

Vermeulen, B., Hora, C., Kruseman, B., Marinissen, E. J. & van Rijsinge, R., 2004, *2004 International Conference on Test*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 688-697

User-constrained test architecture design for modular SOC testing

Krundel, L., Goel, S. K., Marinissen, E. J., Flottes, M. L. & Rouzeyre, B., 2004, *Proceedings of the Ninth IEEE European Test Symposium (ETS 2004)*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 80-85

Test access mechanism optimization, test scheduling, and tester data volume reduction for system-on-chip

Iyengar, V., Chakrabarty, K. & Marinissen, E. J., dec. 2003, In: *IEEE Transactions on Computers*. 52, 12, blz. 1619-1632

SOC test architecture design for efficient utilization of test bandwidth

Goel, S. K. & Marinissen, E. J., okt. 2003, In: *ACM Transactions on Design Automation of Electronic Systems*. 8, 4, blz. 399-429

A test time reduction algorithm for test architecture design for core-based system chips

Goel, S. K. & Marinissen, E. J., aug. 2003, In: *Journal of Electronic Testing : Theory and Applications*. 19, 4, blz. 425-435

Efficient test access mechanism optimization for system-on-chip

Iyengar, V., Chakrabarty, K. & Marinissen, E. J., mei 2003, In: *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*. 22, 5, blz. 635-643

Control-aware test architecture design for modular SOC testing

Goel, S. K. & Marinissen, E. J., 2003, *The Eighth IEEE European Test Workshop, 2003. Proceedings*. blz. 57-62

Creating value through test

Marinissen, E. J., Vermeulen, B., Madge, R., Kessler, M. & Muller, M., 2003, *2003 Design, Automation and Test in Europe Conference and Exhibition*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 402-407

Layout-driven SOC test architecture design for test time and wire length minimization

Goel, S. K. & Marinissen, E. J., 2003, *2003 Design, Automation and Test in Europe Conference and Exhibition*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 738-743

Minimizing pattern count for interconnect test under a ground bounce constraint

Marinissen, E. J., Vermeulen, B., Hollmann, H. & Bennetts, R. G., 2003, In: *IEEE Design and Test of Computers*. 20, 2, blz. 8-18

Optimal interconnect ATPG under a ground-bounce constraint

Hollmann, H. D. L., Marinissen, E. J. & Vermeulen, B., 2003, *International Test Conference, 2003. Proceedings. ITC 2003*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 369-378

Yield analysis for repairable embedded memories

Sehgal, A., Dubey, A., Marinissen, E. J., Wouters, C., Vranken, H. P. E. & Chakrabarty, K., 2003, *The Eighth IEEE European Test Workshop, 2003. Proceedings*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 35-40

Recent advances in test planning for modular testing of core-based SOCs

Iyengar, V., Chakrabarty, K. & Marinissen, E. J., 1 nov. 2002, *Proceedings of the 11th Asian Test Symposium, ATS 2002*. IEEE Computer Society, Vol. 2002-January. blz. 320-325 6 blz. 1181731

Test wrapper and test access mechanism co-optimization for system-on-chip

Iyengar, V., Chakrabarty, K. & Marinissen, E. J., apr. 2002, In: *Journal of Electronic Testing : Theory and Applications*. 18, 2, blz. 213-230

A method for testing a memory array and a memory-based device so testable with a fault response signaling mode for when finding predetermined correspondence between fault patterns signaling one such fault pattern only in the form of a compressed response

Marinissen, E. J., Lousberg, G. E. A. & Wielage, P., 21 jan. 2002, IPC-nummer G11C 29/ 44 A I, Octrooi Nr. TW473728B, Prioriteitsdatum 22 jul. 1999, Prioriteitsnummer EP19990202416

A novel test time reduction algorithm for test architecture design for core-based system chips

Goel, S. K. & Marinissen, E. J., 2002, *Proceedings of the Seventh IEEE European Test Workshop* . Piscataway: Institute of Electrical and Electronics Engineers, blz. 7-12 6 blz.

A set of benchmarks for modular testing of SOCs

Marinissen, E. J., Iyengar, V. & Chakrabarty, K., 2002, *Proceedings of the International Test Conference 2002*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 519-528

Cluster-based test architecture design for system-on-chip

Goel, S. K. & Marinissen, E. J., 2002, *Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)* . Piscataway: Institute of Electrical and Electronics Engineers, blz. 259-264 6 blz.

Effective and efficient test architecture design for SOCs

Goel, S. K. & Marinissen, E. J., 2002, *Proceedings. International Test Conference 2002*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 529-538 10 blz.

Efficient wrapper/TAM co-optimization for large SOCs

Iyengar, V., Chakrabarty, K. & Marinissen, E. J., 2002, *Proceedings of the 2002 Design, Automation and Test in Europe Conference and Exhibition* . Piscataway: Institute of Electrical and Electronics Engineers, blz. 491-498 8 blz.

How useful are the ITC 02 SoC test benchmarks?

Chakrabarty, K. & Marinissen, E. J., 2002, In: *IEEE Design and Test of Computers*. 19, 5, blz. 119-120

On IEEE P1500's standard for embedded core test

Marinissen, E. J., Kapur, R., Lousberg, M., McLaurin, T., Ricchetti, M. & Zorian, Y., 2002, In: *Journal of Electronic Testing : Theory and Applications*. 18, 4-5, blz. 365-383

On using rectangle packing for SOC Wrapper/TAM co-optimization

Iyengar, V., Chakrabarty, K. & Marinissen, E. J., 2002, *Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)* . Piscataway: Institute of Electrical and Electronics Engineers, blz. 253-258

Test resource optimization for multi-site testing of SOCs under ATE memory depth constraints

Iyengar, V., Goel, S. K., Marinissen, E. J. & Chakrabarty, K., 2002, *Proceedings. International Test Conference 2002*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 1159-1168

The role of test protocols in automated test generation for embedded-core-based system ICs

Marinissen, E. J., 2002, In: *Journal of Electronic Testing : Theory and Applications*. 18, 4-5, blz. 435-454

Wrapper/TAM co-optimization, constraint-driven test scheduling, and tester data volume reduction for SOCs

Iyengar, V., Chakrabarty, K. & Marinissen, E. J., 2002, *Proceedings 2002 Design Automation Conference*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 685-690

Method for making a digital circuit testable via scan test

Marinissen, E. J. & Muijen, M. C., 11 dec. 2001, IPC-nummer G01R 31/ 3185 A I, Octrooi Nr. US6330698, Prioriteitsdatum 24 apr. 1997, Prioriteitsnummer EP19970201224

A method and a device for testing a memory array in which fault response is compressed.

Marinissen, E. J., Lousberg, G. E. A. & Wielage, P., 18 jul. 2001, IPC-nummer G11C 29/ 44 A I, Octrooi Nr. EP1116241, Prioriteitsdatum 17 jul. 2000, Prioriteitsnummer WO2000EP06815

Application of deterministic logic BIST on industrial circuits

Kiefer, G., Vranken, H. P. E., Marinissen, E. J. & Wunderlich, H. J., jun. 2001, In: *Journal of Electronic Testing : Theory and Applications*. 17, 3-4, blz. 351-362

A method for testing a memory array and a memory-based device so testable with a fault response signaling mode for when finding predetermined correspondence between fault patterns signaling one such fault pattern only in the form of a compressed response

Marinissen, E. J., Lousberg, G. E. A. & Wielage, P., 1 feb. 2001, IPC-nummer G11C 29/ 44 A I, Octrooi Nr. WO0108161, Prioriteitsdatum 22 jul. 1999, Prioriteitsnummer EP19990202416

Core test control

Dingemanse, J. D., Marinissen, E. J., Wouters, C. R., Lousberg, G. E. A. & Bos, G. A. A., 11 jan. 2001, IPC-nummer G01R 31/ 3187 A I, Octrooi Nr. TW418330B, Prioriteitsdatum 31 okt. 1997, Prioriteitsnummer EP19970203378

Test wrapper and test access mechanism co-optimization for system-on-chip

Iyengar, V., Chakrabarty, K. & Marinissen, E. J., 2001, *Proceedings International Test Conference 2001*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 1023-1032

Core test control

Dingemanse, J. D., Marinissen, E. J., Wouters, C. R., Lousberg, G. E. A., Bos, G. A. A. & Arendsen, R. G. J., 9 mei 2000, IPC-nummer G01R 31/ 3187 A I, Octrooi Nr. US6061284, Prioriteitsdatum 31 okt. 1997, Prioriteitsnummer EP19970203378

Application of deterministic logic BIST on industrial circuits

Kiefer, G., Vranken, H. P. E., Marinissen, E. J. & Wunderlich, H. J., 2000, *Proceedings International Test Conference 2000*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 105-114

On using IEEE P1500SECT for test plug-n-play

Marinissen, E. J., Kapur, R. & Zorian, Y., 2000, *Proceedings International Test Conference 2000*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 770-777

System chip test: how will it impact your design?

Zorian, Y. & Marinissen, E. J., 2000, *Proceedings 37th Design Automation Conference*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 136-141

Wrapper design for embedded core test

Marinissen, E. J., Goel, S. K. & Lousberg, M., 2000, *Proceedings International Test Conference 2000*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 911-920

Towards a standard for embedded core test: an example

Marinissen, E. J., Zorian, Y., Kapur, R., Taylor, T. & Whetsel, L., 1 sep. 1999, *IEEE International Test Conference (TC)*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 616-627 12 blz.

Challenges in testing core-based system ICs

Marinissen, E. J. & Zorian, Y., jun. 1999, In: *IEEE Communications Magazine*. 37, 6, blz. 104-109

Testing embedded-core-based system chips

Zorian, Y., Marinissen, E. J. & Dey, S., jun. 1999, In: *Computer*. 32, 6, blz. 52-60

The role of test protocols in testing embedded-core-based system ICs

Marinissen, E. J. & Lousberg, M., 1 jan. 1999, *Proceedings - European Test Workshop 1999, ETW 1999*. Institute of Electrical and Electronics Engineers, blz. 70-75 6 blz. 804248

Silicon debug of systems-on-chips

Van Doorselaer, K., Narayanan, S., Van Rootselaar, G. J. & Marinissen, E. J., 1 dec. 1998, *Proceedings Design, Automation and Test in Europe February 23-26, 1998 Paris, France*. Storms, P. & Kelly, K. (redacties). Los Alamitos: Institute of Electrical and Electronics Engineers, blz. 632-633 2 blz.

A structured and scalable mechanism for test access to embedded reusable cores

Marinissen, E. J., Arendsen, R., Bos, G. A. A., Dingemanse, H., Lousberg, M. & Wouters, C., 1998, *Proceedings International Test Conference 1998*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 284-293

Debugging systems on chips

Marinissen, E. J., 1998, In: *IEEE Design and Test of Computers*. 15, 2, blz. 6-7

Scan chain design for test time reduction in core-based ICs

Aerts, J. J. D. & Marinissen, E. J., 1998, *Proceedings IEEE International Test Conference (ITC '98, Washington DC, USA, October 18-23, 1998)*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 448-457

Testing embedded-core based system chips

Zorian, Y., Marinissen, E. J. & Dey, S., 1998, *Proceedings International Test Conference 1998*. Piscataway: Institute of Electrical and Electronics Engineers, blz. 130-143

Test protocol scheduling for embedded-core based system ICs

Marinissen, E. J. & Aerts, J. J. D., 1998, *Digest papers of IEEE international workshop on testing embedded-core based systems TECS workshop '98*. 9 blz. 5.3

Testability and test plan generation in hierarchical macro testing

Marinissen, E. J. & Technische Universiteit Eindhoven (TUE). Stan Ackermans Instituut. Software Technology (ST), 1992, Eindhoven: Technische Universiteit Eindhoven.

AutoLISP voor beginners : een beknopte handleiding

Marinissen, E. J. & Deckers, R. T. C., 1991, Eindhoven: Technische Universiteit Eindhoven. 30 blz.

Minimization of test control blocks

Marinissen, E. J. & Dekker, R., 1991, *Proceedings ETC 91: 2nd European Test Conference Munich, April 10-12, 1991*. Berlin: VDE Verlag, blz. 427-436

Prijzen

Best 3D Track Paper at International Wafer-Level Packaging Conference 2018

Podpod, A. (Ontvanger), Velenis, D. (Ontvanger), Phommahaxay, A. (Ontvanger), Bex, P. (Ontvanger), Fodor, F. (Ontvanger), Marinissen, Erik Jan (Ontvanger), Rebibis, K. J. (Ontvanger), Miller, A. (Ontvanger), Beyer, G. (Ontvanger) & Beyne, E. (Ontvanger), 25 okt. 2018

Best Paper Award Chrysler-Delco-Ford Automotive Electronics Reliability Workshop 1995

Marinissen, Erik Jan (Ontvanger), okt. 1995

Best Paper Award IEEE International Board Test Workshop (BTW'02)

Marinissen, Erik Jan (Ontvanger), Bennetts, B. (Ontvanger) & Vermeulen, H. G. H. (Ontvanger), okt. 2002

Best Paper Award IEEE Latin-American Test Symposium 2019

Gao, Zhan (Ontvanger), Malagi, S. (Ontvanger), Marinissen, Erik Jan (Ontvanger), Swenton, J. (Ontvanger), Huisken, Jos A. (Ontvanger) & Goossens, Kees G.W. (Ontvanger), 13 mrt. 2019

Best Paper Award International Wafer-Level Packaging Conference 2018

Podpod, A. (Ontvanger), Velenis, D. (Ontvanger), Phommahaxay, A. (Ontvanger), Bex, P. (Ontvanger), Fodor, F. (Ontvanger), Marinissen, Erik Jan (Ontvanger), Rebibis, K. J. (Ontvanger), Miller, A. (Ontvanger), Beyer, G. (Ontvanger) & Beyne, E. (Ontvanger), 25 okt. 2018

HiPEAC Technology Transfer Award 2015

Taouil, M. (Ontvanger), Hamdioui, S. (Ontvanger) & Marinissen, Erik Jan (Ontvanger), 2015

IEEE Computer Society Certificate of Appreciation

Marinissen, Erik Jan (Ontvanger), jul. 2005

IEEE Computer Society Certificate of Appreciation

Marinissen, Erik Jan (Ontvanger), sep. 2003

IEEE Computer Society Certificate of Appreciation

Marinissen, Erik Jan (Ontvanger), okt. 2001

IEEE Computer Society Golden Core Member

Marinissen, Erik Jan (Ontvanger), 2005

IEEE Computer Society Meritorious Service Award

Marinissen, Erik Jan (Ontvanger), mei 2005

IEEE Fellow

Marinissen, Erik Jan (Ontvanger), 15 dec. 2010

IEEE Senior Member

Marinissen, Erik Jan (Ontvanger), 2000

IEEE Standards Association Certificate of Appreciation

Marinissen, Erik Jan (Ontvanger), aug. 2005

IEEE Standards Association Emerging Technology Award 2017

Marinissen, Erik Jan (Ontvanger), 3 dec. 2017

Most Inspirational Presentation Award Semiconductor Wafer Test Workshop (SWTW'13)

Boehm, G. (Ontvanger), Kalt, S. (Ontvanger), Kiesewetter, J. (Ontvanger), Klumpp, A. (Ontvanger), Schaefer, W. (Ontvanger) & Marinissen, Erik Jan (Ontvanger), jun. 2013

Most Significant Paper Award IEEE International Test Conference (ITC'08)

Marinissen, Erik Jan (Ontvanger), Arendsen, R. (Ontvanger), Bos, G. A. A. (Ontvanger), Dingemane, H. (Ontvanger), Lousberg, G. E. A. (Ontvanger) & Wouters, C. R. (Ontvanger), okt. 2008

Most Significant Paper Award IEEE International Test Conference (ITC'10)

Marinissen, Erik Jan (Ontvanger), Goel, S. K. (Ontvanger) & Lousberg, G. E. A. (Ontvanger), 5 nov. 2010

National Instruments Engineering Impact Award 2017

Fodor, F. (Ontvanger), De Wachter, B. (Ontvanger), Marinissen, Erik Jan (Ontvanger), Kiesewetter, J. (Ontvanger) & Smith, K. (Ontvanger), 26 mei 2017

SEMI/TestVision 2020: Best ATE Paper of 2016

De Coster, J. (Ontvanger), De Heyn, P. (Ontvanger), Pantouvaki, M. (Ontvanger), Snyder, B. (Ontvanger), Chen, H. (Ontvanger), Marinissen, Erik Jan (Ontvanger), Absil, P. (Ontvanger), Van Campenhout, J. (Ontvanger) & Bolt, B. (Ontvanger), 16 jul. 2017

TTTC Meritorious Service Award

Marinissen, Erik Jan (Ontvanger), 27 mei 2015

TTTC Meritorious Service Award

Marinissen, Erik Jan (Ontvanger), 23 okt. 2014

Pers / media

1838-2019 test standard for 3D chips adds parallel operation

Erik Jan Marinissen

27/01/20

1 item van Media-aandacht

3D Test: No Longer a Bottleneck!

Erik Jan Marinissen & Hailong Jiao

15/05/19

1 item van Media-aandacht

A Fully Automatic Test System for Characterizing Wide-I/O Micro-Bump Probe Cards

E.J. Marinissen

14/06/17

1 item van Media-aandacht

An Imec-initiated Industry Collaboration Leads to Publication of IEEE Std 1838™ for Test Access Architectures for 3D Integrated Circuits (3D-ICs)

Erik Jan Marinissen

27/01/20

2 items van Media-aandacht

An Inside Look at 3D-DfT Standard IEEE Std 1838™-2019

Erik Jan Marinissen

17/03/20

1 item van Media-aandacht

Automatic probe system for advanced 3D chips

Erik Jan Marinissen

30/05/17

1 item van Media-aandacht

Behind the Scenes of IEEE Std 1838™-2019

Erik Jan Marinissen

19/03/20

1 item van Media-aandacht

Belgium : New standard allows stacked dies in 3D integrated circuits to connect with test equipment

Erik Jan Marinissen

1/02/20

1 item van Media-aandacht

Best Paper Award at LATS2019 for Zhan Gao

Zhan Gao & Erik Jan Marinissen

3/04/19

1 item van Media-aandacht

Blog Review: Aug. 25

Erik Jan Marinissen

25/08/21

1 item van Media-aandacht

Book Review: Handbook of 3D Integration – Volume 4

Erik Jan Marinissen

23/05/19

1 item van Media-aandacht

Candidates Approved for 2018 IEEE Computer Society Election

Erik Jan Marinissen

29/06/18

1 item van Media-aandacht

Cascade Microtech, imec develop automatic probe system for 3D chips

Erik Jan Marinissen

29/05/17

1 item van Media-aandacht

CASCADE MICROTECH : May 25 2017 Imec and Cascade Microtech Develop First Automatic Probe System for Advanced 3D Chips

Erik Jan Marinissen

26/05/17

1 item van Media-aandacht

Cell-Aware Test: Research Cooperation Between Cadence, imec, and TU Eindhoven...Now Shipping in Modus DFT Software Solution

Erik Jan Marinissen & Zhan Gao

14/06/19

1 Mediabijdrage

Collecting Awards at SEMICON West

Erik Jan Marinissen

1/09/17

1 item van Media-aandacht

Developing Silicon Photonics Technologies With A Wafer-Level Test Station

E.J. Marinissen

5/02/18

1 item van Media-aandacht

FORMFACTOR : Imec and Cascade Microtech Develop First Automatic Probe System for Advanced 3D Chips

Erik Jan Marinissen

25/05/17

1 item van Media-aandacht

IEEE 1838 Allows Test Access to Every Die in 3D IC Stack

Erik Jan Marinissen

28/01/20

1 item van Media-aandacht

imec and Cadence Collaboration on Test – Translating Academic Research into Production Software

Erik Jan Marinissen

10/06/19

1 Mediabijdrage

Imec and Cascade Microtech develop first automatic probe system for advanced 3D chips

Erik Jan Marinissen

31/05/17

1 item van Media-aandacht

Imec and Cascade Microtech Develop First Automatic Probe System for Advanced 3D Chips

Erik Jan Marinissen

24/05/17

1 Mediabijdrage

Imec and Cascade Microtech Develop First Automatic Probe System for Advanced 3D Chips

Erik Jan Marinissen

30/05/17

1 item van Media-aandacht

imec, TU Eindhoven, and Cadence - Advances in Defect Location Identification

Zhan Gao & Erik Jan Marinissen

30/05/19

1 Mediabijdrage

imec, TU Eindhoven, and Cadence – Advances in Defect Location Identification

Zhan Gao, Santosh Malagi, Erik Jan Marinissen, Joe Swenton, Jos Huisken & Kees Goossens

7/05/19

1 Mediabijdrage

Intel Joins CHIPS Alliance; 3D Stack Testing Standardized

Erik Jan Marinissen

3/03/20

1 item van Media-aandacht

Leila De Floriani Voted 2019 IEEE Computer Society President-Elect

Erik Jan Marinissen

2/10/18

1 item van Media-aandacht

Micro-scale pre-bond probe array automates tests for chips to be stacked

Erik Jan Marinissen

29/05/17

1 item van Media-aandacht

New Solution for Testing Chips Prior to 3D Stacking

Erik Jan Marinissen

21/08/17

1 Mediabijdrage

New Solution for Testing Chips Prior to 3D Stacking

Erik Jan Marinissen

21/08/17

1 item van Media-aandacht

New Standard Allows Stacked Dies in 3D ICs to Connect with Test Equipment

Erik Jan Marinissen

29/01/20

1 item van Media-aandacht

New standard allows stacked dies in 3D integrated circuits to connect with test equipment

Erik Jan Marinissen

27/01/20

2 items van Media-aandacht

New Standard Allows Stacked Dies in 3D Integrated Circuits to Connect with Test Equipment

Erik Jan Marinissen

28/01/20

1 item van Media-aandacht

Pre-bond testing development hikes 3D chip yields

Erik Jan Marinissen

30/05/17

1 item van Media-aandacht

Stacked dies to connect with test equipment

Erik Jan Marinissen

3/02/20

1 item van Media-aandacht

Stacked package standard for IEEE Xplore Digital Library

Erik Jan Marinissen

28/01/20

1 item van Media-aandacht

Test Access Opened to Every Die in 3D IC Stack

Erik Jan Marinissen

31/01/20

1 item van Media-aandacht

Testing stacked dies in 3D integrated circuits

Erik Jan Marinissen

27/01/20

2 items van Media-aandacht

Testing stacked dies in 3D integrated circuits ..

Erik Jan Marinissen

27/01/20

2 items van Media-aandacht

2018	Lorem ipsum dolor sit amet
2017	Lorem ipsum dolor sit amet
2016	Lorem ipsum dolor sit amet
2015	Lorem ipsum dolor sit amet
2014	Lorem ipsum dolor sit amet
2013	Lorem ipsum dolor sit amet